mirror of
git://nv-tegra.nvidia.com/linux-hwpm.git
synced 2025-12-23 01:35:10 +03:00
- Modify the OS common code to be used by HWPM resource manager in QNX. - Add dev_name and fd fields in IP files - Typecast variables to unsigned long long where ever they are printed with %llx. Jira THWPM-54 Change-Id: Ie3696f5dab03dddf30ae6939525ef8f999260d5d Signed-off-by: vasukis <vasukis@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-hwpm/+/2901186 Reviewed-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-by: Seema Khowala <seemaj@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
96 lines
4.1 KiB
C
96 lines
4.1 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright (c) 2021-2023 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef TEGRA_HWPM_COMMON_H
|
|
#define TEGRA_HWPM_COMMON_H
|
|
|
|
#include <tegra_hwpm_types.h>
|
|
|
|
enum tegra_hwpm_funcs;
|
|
enum hwpm_aperture_type;
|
|
enum tegra_hwpm_element_type;
|
|
struct tegra_hwpm_func_args;
|
|
struct tegra_hwpm_ip_ops;
|
|
struct tegra_soc_hwpm;
|
|
struct hwpm_ip;
|
|
struct hwpm_ip_inst;
|
|
struct hwpm_ip_aperture;
|
|
|
|
int tegra_hwpm_init_sw_components(struct tegra_soc_hwpm *hwpm,
|
|
u32 chip_id, u32 chip_id_rev);
|
|
|
|
int tegra_hwpm_func_all_ip(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func);
|
|
int tegra_hwpm_func_single_ip(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func, u32 ip_idx);
|
|
|
|
bool tegra_hwpm_aperture_for_address(struct tegra_soc_hwpm *hwpm,
|
|
enum tegra_hwpm_funcs iia_func,
|
|
u64 find_addr, u32 *ip_idx, u32 *inst_idx, u32 *element_idx,
|
|
enum tegra_hwpm_element_type *element_type);
|
|
|
|
int tegra_hwpm_perfmux_disable(struct tegra_soc_hwpm *hwpm,
|
|
struct hwpm_ip_aperture *perfmux);
|
|
int tegra_hwpm_reserve_rtr(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_release_rtr(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_reserve_resource(struct tegra_soc_hwpm *hwpm, u32 resource);
|
|
int tegra_hwpm_release_resources(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_bind_resources(struct tegra_soc_hwpm *hwpm);
|
|
|
|
int tegra_hwpm_set_fs_info_ip_ops(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_ip_ops *ip_ops,
|
|
u64 base_address, u32 ip_idx, bool available);
|
|
int tegra_hwpm_get_fs_info(struct tegra_soc_hwpm *hwpm,
|
|
u32 ip_enum, u64 *fs_mask, u8 *ip_status);
|
|
int tegra_hwpm_get_resource_info(struct tegra_soc_hwpm *hwpm,
|
|
u32 resource_enum, u8 *status);
|
|
int tegra_hwpm_finalize_chip_info(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_ip_handle_power_mgmt(struct tegra_soc_hwpm *hwpm,
|
|
struct hwpm_ip_inst *ip_inst, bool disable);
|
|
|
|
int tegra_hwpm_alloc_alist_map(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_get_allowlist_size(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_combine_alist(struct tegra_soc_hwpm *hwpm, u64 *alist);
|
|
size_t tegra_hwpm_get_alist_buf_size(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_zero_alist_regs(struct tegra_soc_hwpm *hwpm,
|
|
struct hwpm_ip_inst *ip_inst, struct hwpm_ip_aperture *aperture);
|
|
int tegra_hwpm_copy_alist(struct tegra_soc_hwpm *hwpm,
|
|
struct hwpm_ip_aperture *aperture, u64 *full_alist,
|
|
u64 *full_alist_idx);
|
|
bool tegra_hwpm_check_alist(struct tegra_soc_hwpm *hwpm,
|
|
struct hwpm_ip_aperture *aperture, u64 phys_addr);
|
|
|
|
bool tegra_hwpm_validate_primary_hals(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_setup_hw(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_setup_sw(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_disable_triggers(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_check_status(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_release_hw(struct tegra_soc_hwpm *hwpm);
|
|
void tegra_hwpm_release_sw_setup(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_update_ip_inst_fs_mask(struct tegra_soc_hwpm *hwpm,
|
|
u32 ip_idx, u32 a_type, u32 inst_idx, bool available);
|
|
|
|
#endif /* TEGRA_HWPM_COMMON_H */
|