mirror of
git://nv-tegra.nvidia.com/linux-hwpm.git
synced 2025-12-22 09:12:05 +03:00
5e116ff176
- add next2 init chip info logic - add next2 device id - Update logic of chip info functions to support next2 chip. Modify the functions to use formal "if defined()" macro instead of "ifdef". - Execute support-soc-tools property only on silicon platform - Separate OOT module_init symbol from postcore_init call on previos kernel. Jira THWPM-64 Change-Id: I408c99ff84507a685db6195cb71364d939931d53 Signed-off-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvidia/+/2757457 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: Seema Khowala <seemaj@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
117 lines
2.4 KiB
C
117 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2022, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef TEGRA_HWPM_SOC_H
|
|
#define TEGRA_HWPM_SOC_H
|
|
|
|
#if defined(CONFIG_TEGRA_HWPM_OOT)
|
|
#define CHIP_ID_UNKNOWN 0x0U
|
|
#define CHIP_ID_REV_UNKNOWN 0x0U
|
|
|
|
#define PLAT_SI 0
|
|
#define PLAT_PRE_SI_QT 1
|
|
#define PLAT_PRE_SI_VDK 8
|
|
#define PLAT_PRE_SI_VSP 9
|
|
#define PLAT_INVALID 10
|
|
|
|
#define TEGRA_FUSE_PRODUCTION_MODE 0x0
|
|
#endif
|
|
|
|
#ifdef __KERNEL__
|
|
#include <os/linux/soc_utils.h>
|
|
#else
|
|
u32 tegra_hwpm_get_chip_id_impl(void)
|
|
{
|
|
return 0U;
|
|
}
|
|
|
|
u32 tegra_hwpm_get_major_rev_impl(void)
|
|
{
|
|
return 0U;
|
|
}
|
|
|
|
u32 tegra_hwpm_chip_get_revision_impl(void)
|
|
{
|
|
return 0U;
|
|
}
|
|
|
|
u32 tegra_hwpm_get_platform_impl(void)
|
|
{
|
|
return 0U;
|
|
}
|
|
|
|
bool tegra_hwpm_is_platform_simulation_impl(void)
|
|
{
|
|
return false;
|
|
}
|
|
|
|
bool tegra_hwpm_is_platform_vsp_impl(void)
|
|
{
|
|
return false;
|
|
}
|
|
|
|
bool tegra_hwpm_is_platform_silicon_impl(void)
|
|
{
|
|
return true;
|
|
}
|
|
|
|
bool tegra_hwpm_is_hypervisor_mode_impl(void)
|
|
{
|
|
return false;
|
|
}
|
|
|
|
int tegra_hwpm_fuse_readl_impl(struct tegra_soc_hwpm *hwpm,
|
|
u64 reg_offset, u32 *val)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
|
|
int tegra_hwpm_fuse_readl_prod_mode_impl(struct tegra_soc_hwpm *hwpm, u32 *val)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
|
|
#endif
|
|
|
|
#define tegra_hwpm_get_chip_id() \
|
|
tegra_hwpm_get_chip_id_impl()
|
|
|
|
#define tegra_hwpm_get_major_rev() \
|
|
tegra_hwpm_get_major_rev_impl()
|
|
|
|
#define tegra_hwpm_chip_get_revision() \
|
|
tegra_hwpm_chip_get_revision_impl()
|
|
|
|
#define tegra_hwpm_get_platform() \
|
|
tegra_hwpm_get_platform_impl()
|
|
|
|
#define tegra_hwpm_is_platform_simulation() \
|
|
tegra_hwpm_is_platform_simulation_impl()
|
|
|
|
#define tegra_hwpm_is_platform_vsp() \
|
|
tegra_hwpm_is_platform_vsp_impl()
|
|
|
|
#define tegra_hwpm_is_platform_silicon() \
|
|
tegra_hwpm_is_platform_silicon_impl()
|
|
|
|
#define tegra_hwpm_is_hypervisor_mode() \
|
|
tegra_hwpm_is_hypervisor_mode_impl()
|
|
|
|
#define tegra_hwpm_fuse_readl(hwpm, reg_offset, val) \
|
|
tegra_hwpm_fuse_readl_impl(hwpm, reg_offset, val)
|
|
|
|
#define tegra_hwpm_fuse_readl_prod_mode(hwpm, val) \
|
|
tegra_hwpm_fuse_readl_prod_mode_impl(hwpm, val)
|
|
|
|
#endif /* TEGRA_HWPM_SOC_H */
|