mirror of
git://nv-tegra.nvidia.com/linux-hwpm.git
synced 2025-12-22 09:12:05 +03:00
89426a7e0a
A recent change has led to EMC fuse mask calculation regression. This is being corrected in this patch. The emc_fuse_disable mask is set in such a way that, each bit corresponds to 4 MSS Channels. For example, emc_fuse_disable mask=1100, corresponds to MSS_Channel0 to MSS_Channel7 being present, while MSS_Channel8 to MSS_Channel15 are floorswept. However, in HWPM Driver, the logic to represent a floorswept IP element is indicated by '1'. Correct the logic to indicate this. Bug 4490868 Signed-off-by: vasukis <vasukis@nvidia.com> Change-Id: Ia3825db29715e04aa43822283b160252d00f0a81 Reviewed-on: https://git-master.nvidia.com/r/c/linux-hwpm/+/3099298 Reviewed-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-by: Seema Khowala <seemaj@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>