nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-22 17:25:35 +03:00
Code Issues Packages Projects Releases Wiki Activity

virtual_i2c_mux:Add virtual i2c mux support for other Hawks.

Browse Source 
Add virtual i2c bus support for 2nd,3rd & 4th Hawks
to read/write EEPROM data while streaming.

Bug 4807682

Change-Id: I3cd05718a38ed11dd23fd67fee1efb8c7054af71
Signed-off-by: Praveen AC <pac@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3210317
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
Reviewed-by: Ankur Pawar <ankurp@nvidia.com>
This commit is contained in:
Praveen AC
2024-09-09 18:58:23 +00:00
committed by mobile promotions
parent 18c864a0ad
commit 57dc20f5a8
1 changed files with 33 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

43
drivers/media/i2c/virtual_i2c_mux.c
View File

@@ -15,7 +15,10 @@
#include <linux/version.h> #include <linux/version.h>
#define DESER_A (0) #define DESER_A (0)
#define ENABLE_IMU (0xFE) #define ENABLE_CC1 (0xFE)
#define ENABLE_CC2 (0xFB)
#define ENABLE_CC3 (0xEF)
#define ENABLE_CC4 (0xBF)
#define ENABLE_ALL_CC (0xAA) #define ENABLE_ALL_CC (0xAA)
#define DESER_ADDR (0x52) #define DESER_ADDR (0x52)
#define DESER_CC_REG (0x0003) #define DESER_CC_REG (0x0003)
@@ -27,10 +30,31 @@ static int virtual_i2c_mux_select(struct i2c_mux_core *muxc, u32 chan)
int ret = 0; int ret = 0;
/* Do select 1st channel, to access IMUs from 1st Hawk */ /* Do select 1st channel, to access IMUs from 1st Hawk */
if (!chan) { switch (chan) {
ret = max96712_write_reg_Dser(DESER_ADDR, DESER_A, DESER_CC_REG, ENABLE_IMU); case 0:
if (ret) ret = max96712_write_reg_Dser(DESER_ADDR, DESER_A, DESER_CC_REG, ENABLE_CC1);
pr_err("%s: Failed to do i2c address trans for IMUs\n",__func__); if (ret)
pr_err("%s: Failed to do i2c address trans for CC1\n", __func__);
break;
case 1:
ret = max96712_write_reg_Dser(DESER_ADDR, DESER_A, DESER_CC_REG, ENABLE_CC2);
if (ret)
pr_err("%s: Failed to do i2c address trans for CC2\n", __func__);
break;
case 2:
ret = max96712_write_reg_Dser(DESER_ADDR, DESER_A, DESER_CC_REG, ENABLE_CC3);
if (ret)
pr_err("%s: Failed to do i2c address trans for CC3\n", __func__);
break;
case 3:
ret = max96712_write_reg_Dser(DESER_ADDR, DESER_A, DESER_CC_REG, ENABLE_CC4);
if (ret)
pr_err("%s: Failed to do i2c address trans for CC4\n", __func__);
break;
default:
pr_err("%s: No channels matched chan = %d\n", __func__, chan);
ret = -EINVAL;
break;
} }
return ret; return ret;
@@ -41,11 +65,10 @@ static int virtual_i2c_mux_deselect(struct i2c_mux_core *muxc, u32 chan)
int ret = 0; int ret = 0;
/* Enable all control channels */ /* Enable all control channels */
if (!chan) { ret = max96712_write_reg_Dser(DESER_ADDR, DESER_A, DESER_CC_REG, ENABLE_ALL_CC);
ret = max96712_write_reg_Dser(DESER_ADDR, DESER_A, DESER_CC_REG, ENABLE_ALL_CC); if (ret)
if (ret) pr_err("%s: Failed to do i2c address trans for IMUs\n",__func__);
pr_err("%s: Failed to do i2c address trans for IMUs\n",__func__);
}
return ret; return ret;
} }