nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-24 10:11:26 +03:00
Code Issues Packages Projects Releases Wiki Activity

nvethernet: take exported ioctl related header out

Browse Source 
Issue: SW needs to support IOCTL on safety builds and
these header should be exposed to user

Fix: create new header file which is exposed externally

Bug 3704251

Change-Id: Ieee52b5e9ff28cefeb2435be389e3e8df0abe6d1
Signed-off-by: Rakesh Goyal <rgoyal@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvidia/+/2759473
Reviewed-by: Narayan Reddy <narayanr@nvidia.com>
Reviewed-by: Bhadram Varka <vbhadram@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
This commit is contained in:
Rakesh Goyal
2022-08-11 11:45:34 +05:30
committed by Revanth Kumar Uppala
parent f667be2c63
commit 62f3c4ff12
2 changed files with 32 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
drivers/net/ethernet/nvidia/nvethernet/ioctl.h
View File

@@ -17,6 +17,7 @@
#ifndef IOCTL_H
#define IOCTL_H
#include "ether_export.h"
/**
*@addtogroup IOCTL Helper MACROS
* @{
@@ -41,13 +42,10 @@
#define ETHER_PRV_TS_IOCTL (SIOCDEVPRIVATE + 1)
#define ETHER_PRV_RMDIO_IOCTL (SIOCDEVPRIVATE + 2)
#define ETHER_PRV_WMDIO_IOCTL (SIOCDEVPRIVATE + 3)
/* private ioctl number*/
/* TX/RX channel/queue count */
#define EQOS_GET_TX_QCNT 23
#define EQOS_GET_RX_QCNT 24
/* Line speed */
#define EQOS_GET_CONNECTED_SPEED 25
/* private ioctl number*/
#define ETHER_AVB_ALGORITHM 27
/* L3/L4 filter */
#define EQOS_L3_L4_FILTER_CMD 29
/* IPv4/6 and TCP/UDP filtering */
@@ -62,13 +60,8 @@
#define ETHER_CONFIG_ARP_OFFLOAD 36
#define ETHER_CONFIG_LOOPBACK_MODE 40
#define ETHER_CONFIG_PTP_OFFLOAD 42
#define ETHER_GET_AVB_ALGORITHM 46
#define ETHER_SAVE_RESTORE 47
#define ETHER_PTP_RXQUEUE 48
#define ETHER_CONFIG_EST 49
#define ETHER_CONFIG_FPE 50
/* FRP Command */
#define ETHER_CONFIG_FRP_CMD 51
#define ETHER_MC_DMA_ROUTE 52
#define ETHER_READ_REG 53
#define ETHER_WRITE_REG 54