nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-22 09:11:26 +03:00
Code Issues Packages Projects Releases Wiki Activity

i2c: tegra-slave: Support 10-bit addressing

Browse Source 
Support 10-bit addressing in Tegra I2C slave mode

Signed-off-by: Akhil R <akhilrajeev@nvidia.com>
Change-Id: I199e636d7c8058cd3d4ae83abcfd48cfa02febf2
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3233634
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
This commit is contained in:
Akhil R
2024-06-06 22:08:22 +05:30
committed by Jon Hunter
parent 79633ca404
commit 84e4d456fa
1 changed files with 24 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
drivers/i2c/busses/i2c-tegra-slave-byte.c
View File

@@ -33,6 +33,10 @@
#define I2C_SL_ADDR2 0x30 #define I2C_SL_ADDR2 0x30
#define I2C_SL_ADDR2_MASK 0x1FFFF #define I2C_SL_ADDR2_MASK 0x1FFFF
#define I2C_7BIT_ADDR_MASK 0x7F #define I2C_7BIT_ADDR_MASK 0x7F
#define I2C_SL_ADDR2_TEN_BIT_ADDR_MODE BIT(0)
#define I2C_SL_ADDR2_HI_ADDR_SHIFT 1
#define I2C_10BIT_ADDR_MASK 0x3FF
#define I2C_10BIT_HI_ADDR_SHIFT 8
#define I2C_TLOW_SEXT 0x34 #define I2C_TLOW_SEXT 0x34
#define I2C_SL_DELAY_COUNT 0x3c #define I2C_SL_DELAY_COUNT 0x3c
@@ -167,7 +171,7 @@ static void tegra_i2cslv_handle_tx(struct tegra_i2cslv_dev *i2cslv_dev,
static int tegra_i2cslv_init(struct tegra_i2cslv_dev *i2cslv_dev) static int tegra_i2cslv_init(struct tegra_i2cslv_dev *i2cslv_dev)
{ {
u32 reg; u32 reg, hi_addr;
int ret; int ret;
ret = clk_enable(i2cslv_dev->div_clk); ret = clk_enable(i2cslv_dev->div_clk);
@@ -181,6 +185,17 @@ static int tegra_i2cslv_init(struct tegra_i2cslv_dev *i2cslv_dev)
udelay(2); udelay(2);
reset_control_deassert(i2cslv_dev->rstc); reset_control_deassert(i2cslv_dev->rstc);
if (i2cslv_dev->slave->flags & I2C_CLIENT_TEN) {
/* Program the 10-bit slave address */
tegra_i2cslv_writel(i2cslv_dev, i2cslv_dev->slave->addr &
I2C_7BIT_ADDR_MASK, I2C_SL_ADDR1);
hi_addr = ((i2cslv_dev->slave->addr & I2C_10BIT_ADDR_MASK) >>
I2C_10BIT_HI_ADDR_SHIFT);
reg = I2C_SL_ADDR2_TEN_BIT_ADDR_MODE |
(hi_addr << I2C_SL_ADDR2_HI_ADDR_SHIFT);
tegra_i2cslv_writel(i2cslv_dev, reg, I2C_SL_ADDR2);
} else {
/* Program the 7-bit slave address */ /* Program the 7-bit slave address */
tegra_i2cslv_writel(i2cslv_dev, i2cslv_dev->slave->addr & tegra_i2cslv_writel(i2cslv_dev, i2cslv_dev->slave->addr &
I2C_7BIT_ADDR_MASK, I2C_SL_ADDR1); I2C_7BIT_ADDR_MASK, I2C_SL_ADDR1);
@@ -189,6 +204,7 @@ static int tegra_i2cslv_init(struct tegra_i2cslv_dev *i2cslv_dev)
reg = tegra_i2cslv_readl(i2cslv_dev, I2C_SL_ADDR2); reg = tegra_i2cslv_readl(i2cslv_dev, I2C_SL_ADDR2);
reg &= ~(I2C_SL_ADDR2_MASK); reg &= ~(I2C_SL_ADDR2_MASK);
tegra_i2cslv_writel(i2cslv_dev, reg, I2C_SL_ADDR2); tegra_i2cslv_writel(i2cslv_dev, reg, I2C_SL_ADDR2);
}
/* Unmask WR2RD interrupt, just to clear it */ /* Unmask WR2RD interrupt, just to clear it */
tegra_i2cslv_writel(i2cslv_dev, (I2C_INTERRUPT_SLV_WR2RD), tegra_i2cslv_writel(i2cslv_dev, (I2C_INTERRUPT_SLV_WR2RD),
@@ -290,8 +306,6 @@ static int tegra_reg_slave(struct i2c_client *slave)
if (i2cslv_dev->slave) if (i2cslv_dev->slave)
return -EBUSY; return -EBUSY;
if (slave->flags & I2C_CLIENT_TEN)
return -EAFNOSUPPORT;
i2cslv_dev->slave = slave; i2cslv_dev->slave = slave;
ret = clk_enable(i2cslv_dev->div_clk); ret = clk_enable(i2cslv_dev->div_clk);