mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-24 02:01:36 +03:00
nvethernet: don't disable clks during suspend
Issue: During suspend EQOS/MGBE IP clocks are disabled. SID will be programmed in controller registers through HV window during resume. Register write is not going through since clocks are disabled. Fix: Don't disable the clocks during suspend. BPMP will restore clks/resets context during resume. Bug 200746622 Change-Id: Id96167d90b827109a047e3782a5b1d3c9b45c95a Signed-off-by: Bhadram Varka <vbhadram@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvidia/+/2679565 Reviewed-by: svcacv <svcacv@nvidia.com> Reviewed-by: Rakesh Goyal <rgoyal@nvidia.com> Reviewed-by: svc_kernel_abi <svc_kernel_abi@nvidia.com> Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com> Reviewed-by: Narayan Reddy <narayanr@nvidia.com> Reviewed-by: Sachin Nikam <snikam@nvidia.com> GVS: Gerrit_Virtual_Submit
This commit is contained in:
committed by
Revanth Kumar Uppala
parent
36d76518df
commit
bd4250519f
@@ -6642,9 +6642,6 @@ static int ether_suspend_noirq(struct device *dev)
|
||||
|
||||
free_dma_resources(pdata);
|
||||
|
||||
/* disable MAC clocks */
|
||||
ether_disable_clks(pdata);
|
||||
|
||||
if (osi_core->mac == OSI_MAC_HW_MGBE)
|
||||
pm_runtime_put_sync(pdata->dev);
|
||||
|
||||
@@ -6812,8 +6809,6 @@ static int ether_resume_noirq(struct device *dev)
|
||||
if (!netif_running(ndev))
|
||||
return 0;
|
||||
|
||||
ether_enable_clks(pdata);
|
||||
|
||||
if (!device_may_wakeup(&ndev->dev) &&
|
||||
gpio_is_valid(pdata->phy_reset) &&
|
||||
!gpio_get_value(pdata->phy_reset)) {
|
||||
|
||||
Reference in New Issue
Block a user