nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-22 17:25:35 +03:00
Code Issues Packages Projects Releases Wiki Activity

scsi: ufs: Do not enable pllrefe clk in T264

Browse Source 
pllrefe is not used in T264 ufs. Do not enable it.

Bug 4199271

Change-Id: I0d940b66e1a30ac2b097c07a1ba470ddc2f41de4
This commit is contained in:
Mallikarjun Kasoju
2024-06-17 17:49:13 +00:00
committed by Jon Hunter
parent 5ed0a15b2d
commit e318d3196c
1 changed files with 13 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

29
drivers/scsi/ufs/ufs-tegra-common.c
View File

@@ -561,22 +561,19 @@ static int ufs_tegra_enable_mphylane_clks(struct ufs_tegra_host *host)
if (host->is_lane_clks_enabled) if (host->is_lane_clks_enabled)
return 0; return 0;
err = clk_prepare_enable(host->pllrefe_clk); if (host->soc->chip_id == TEGRA264)
if (err < 0)
goto out;
if (host->soc->chip_id == TEGRA264) {
err = ufs_tegra_host_clk_enable(dev, err = ufs_tegra_host_clk_enable(dev,
"mphy_l0_uphy_tx_fifo", "mphy_l0_uphy_tx_fifo",
host->mphy_l0_uphy_tx_fifo); host->mphy_l0_uphy_tx_fifo);
if (err) else
goto disable_mphy_core_pll_fixed; err = clk_prepare_enable(host->pllrefe_clk);
} if (err)
goto out;
err = ufs_tegra_host_clk_enable(dev, "mphy_core_pll_fixed", err = ufs_tegra_host_clk_enable(dev, "mphy_core_pll_fixed",
host->mphy_core_pll_fixed); host->mphy_core_pll_fixed);
if (err) if (err)
goto disable_mphy_l0_uphy_tx_fifo; goto disable_mphy_clk;
err = ufs_tegra_host_clk_enable(dev, "mphy_l0_tx_symb", err = ufs_tegra_host_clk_enable(dev, "mphy_l0_tx_symb",
host->mphy_l0_tx_symb); host->mphy_l0_tx_symb);
@@ -641,11 +638,11 @@ disable_tx_1mhz_ref:
clk_disable_unprepare(host->mphy_l0_tx_symb); clk_disable_unprepare(host->mphy_l0_tx_symb);
disable_l0_tx_symb: disable_l0_tx_symb:
clk_disable_unprepare(host->mphy_core_pll_fixed); clk_disable_unprepare(host->mphy_core_pll_fixed);
disable_mphy_l0_uphy_tx_fifo: disable_mphy_clk:
if (host->soc->chip_id == TEGRA264) if (host->soc->chip_id == TEGRA264)
clk_disable_unprepare(host->mphy_l0_uphy_tx_fifo); clk_disable_unprepare(host->mphy_l0_uphy_tx_fifo);
disable_mphy_core_pll_fixed: else
clk_disable_unprepare(host->pllrefe_clk); clk_disable_unprepare(host->pllrefe_clk);
out: out:
return err; return err;
} }
@@ -661,9 +658,7 @@ static int ufs_tegra_init_mphy_lane_clks(struct ufs_tegra_host *host)
"pllrefe_vcoout", &host->pllrefe_clk); "pllrefe_vcoout", &host->pllrefe_clk);
if (err) if (err)
goto out; goto out;
} } else {
if (host->soc->chip_id == TEGRA264) {
err = ufs_tegra_host_clk_get(dev, "mphy_l0_uphy_tx_fifo", err = ufs_tegra_host_clk_get(dev, "mphy_l0_uphy_tx_fifo",
&host->mphy_l0_uphy_tx_fifo); &host->mphy_l0_uphy_tx_fifo);
if (err) if (err)
@@ -2146,8 +2141,10 @@ static int ufs_tegra_init(struct ufs_hba *hba)
goto enable_ufs_clk; goto enable_ufs_clk;
err = ufs_tegra_init_mphy_lane_clks(ufs_tegra); err = ufs_tegra_init_mphy_lane_clks(ufs_tegra);
if (err) if (err) {
dev_err(dev, "mphy clk init failed. Err %d\n", err);
goto out_host_free; goto out_host_free;
}
err = ufs_tegra_init_uphy_pll3(ufs_tegra); err = ufs_tegra_init_uphy_pll3(ufs_tegra);
if (err) if (err)
goto out_host_free; goto out_host_free;