nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-22 09:11:26 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
232b194aeca0375ee8b59bc4c074f91fdefa5491
linux-nv-oot/drivers/net/wireless/realtek/rtl8852ce/include/autoconf.h
Shobek Attupurath 4383fee5c2 rtl8852ce: Update driver to version v1.19.16_nv-126 
Update driver version to v1.19.16_nv-126-g455ab52c9.20241107_Certified_Module
to enable roaming and fix issues with roaming

Bug 5023692
Bug 4957055

Change-Id: I7d021f599c6483e15828a564a016e4037b238c90
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3246715
Tested-by: Shobek Attupurath <sattupurath@nvidia.com>
GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
Reviewed-by: Ashutosh Jha <ajha@nvidia.com>
Reviewed-by: Shobek Attupurath <sattupurath@nvidia.com>
Reviewed-by: Revanth Kumar Uppala <ruppala@nvidia.com>
2025-07-24 10:19:14 +00:00

621 lines
15 KiB
C
Raw Blame History

/******************************************************************************
*
* Copyright(c) 2007 - 2021 Realtek Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
*****************************************************************************/
/***** temporarily flag for IC development phase *******/
#define CONFIG_SINGLE_IMG
/*#define CONFIG_NO_FW*/
/*#define CONFIG_DISABLE_ODM*/
#define CONFIG_MSG_NUM 128
#ifdef CONFIG_CONCURRENT_MODE
#define CONFIG_DBCC_SUPPORT
#ifdef CONFIG_DBCC_SUPPORT
/*#define CONFIG_DBCC_FORCE*/
#endif
#endif
#define RTW_WKARD_CORE_RSSI_V1
#ifdef RTW_WKARD_CORE_RSSI_V1
#define CONFIG_RX_PSTS_PER_PKT
#define CONFIG_SIGNAL_STAT_PROCESS
#endif
#define RTW_WKARD_TRIGGER_PWR_DIFF_LARGE
#ifndef DBG_MEM_ALLOC
#define DBG_MEM_ALLOC
#define DBG_PHL_MEM_ALLOC
#define DBG_HAL_MAC_MEM_MOINTOR
#define DBG_HAL_MEM_MOINTOR
#endif
/*#define CONFIG_PHL_USE_KMEM_ALLOC*/
#define CONFIG_HW_RTS
/*
* Work around Config
*/
#define RTW_WKARD_DIS_PROBE_REQ_RPT_TO_HOSTAPD
#ifdef CONFIG_BTC
#define RTK_WKARD_CORE_BTC_STBC_CAP
#endif
#define RTW_WKARD_PCI_DEVRM_DIS_INT
#define RTW_WKARD_TX_DROP
/***** temporarily flag *******/
/*
* Public General Config
*/
#define AUTOCONF_INCLUDED
#define DRV_NAME "rtl8852ce"
#define CONFIG_PCI_HCI
#define CONFIG_PCIE_TRX_MIT
#ifdef CONFIG_PCIE_TRX_MIT
#define PCIE_RX_INT_MIT_TIMER 4096
/*#define CONFIG_PCIE_TRX_MIT_FIX*/ /* if defined, the mitigation mode will be set to fixed */
#ifndef CONFIG_PCIE_TRX_MIT_FIX
#define CONFIG_PCIE_TRX_MIT_DYN
#endif
#endif
#define CORE_TXBD_NUM 256
#define CORE_RXBD_NUM 256
#define CONFIG_RPQ_AGG_NUM 30
#define CONFIG_TX_WD_NUM 512 /* if not defined, use phl default wd num: MAX_WD_PAGE_NUM (i.e. 256) */
#define CORE_TX_AMSDU_AGG_NUM 3
#define CONFIG_READ_TXBD_LVL 1
#ifdef PLAT_MAX_PHL_TX_RING_ENTRY_NUM
#define MAX_PHL_TX_RING_ENTRY_NUM PLAT_MAX_PHL_TX_RING_ENTRY_NUM
#else
#define MAX_PHL_TX_RING_ENTRY_NUM 512
#endif
#ifdef PLAT_MAX_PHL_RX_RING_ENTRY_NUM
#define MAX_PHL_RX_RING_ENTRY_NUM PLAT_MAX_PHL_RX_RING_ENTRY_NUM
#else
#define MAX_PHL_RX_RING_ENTRY_NUM 1024
#endif
#define CONFIG_RTW_REDUCE_MEM /* Note: if CONFIG_RTW_REDUCE_MEM is not defined, MAX_PHL_RX_RING_ENTRY_NUM have no effect. */
#ifdef CONFIG_RTW_REDUCE_MEM
/* #define REDUCE_MEM_LV1 */ /* 4.8M */
/* #define REDUCE_MEM_LV2 */ /* 4M */
/* #define REDUCE_MEM_LV3 */ /* 7.5M */
#ifdef REDUCE_MEM_LV1
#undef CORE_RXBUF_NUM
#define CORE_RXBUF_NUM 448
#define CORE_RXBUF_SIZE 4096
#define MAX_ASMDU_LEN 0
#define NR_XMITFRAME 64
#define MAX_TX_RING_NUM 64
#elif defined (REDUCE_MEM_LV2)
#undef CORE_RXBUF_NUM
#define CORE_RXBUF_NUM 480
#define CORE_RXBUF_SIZE 4096
#define MAX_ASMDU_LEN 0
#define NR_XMITFRAME 64
#define MAX_TX_RING_NUM 64
#undef CONFIG_TX_WD_NUM
#define CONFIG_TX_WD_NUM 64
#elif defined (REDUCE_MEM_LV3)
#undef CORE_RXBUF_NUM
#define CORE_RXBUF_NUM 576
#define CORE_RXBUF_SIZE 8192
#define MAX_ASMDU_LEN 1
#define NR_XMITFRAME 64
#define MAX_TX_RING_NUM 64
#else
#ifdef PLAT_RXBUF_NUM
#define CORE_RXBUF_NUM PLAT_RXBUF_NUM
#else /* not LV1/2/3 */
#define CORE_RXBUF_NUM 1024
#endif
#define CORE_RXBUF_SIZE 8192
#define MAX_ASMDU_LEN 1
/* HT - 0: 3839, 1: 7935 octets - Maximum A-MSDU Length
* VHT - 0: 3895, 1: 7991, 2:11454 octets - Maximum MPDU Length
*/
#ifdef PLAT_NR_XMITFRAME
#define NR_XMITFRAME PLAT_NR_XMITFRAME
#else
#define NR_XMITFRAME 512
#endif
#ifdef PLAT_MAX_TX_RING_NUM
#define MAX_TX_RING_NUM PLAT_MAX_TX_RING_NUM
#else
#define MAX_TX_RING_NUM 512
#endif
#endif
#define CORE_RPBUF_SIZE 192 /* 192: up to 42 agg num */
#define CORE_RPBD_NUM 64
#define CORE_RPBUF_NUM (CORE_RPBD_NUM + 32)
#define RTW_MAX_FRAG_NUM 1
/* Tx WD use continuous memory pool */
#define RTW_WD_PAGE_USE_SHMEM_POOL
#else /* !CONFIG_RTW_REDUCE_MEM */
#define CORE_RXBUF_SIZE 11460
#define CORE_RXBUF_NUM 512
#define CORE_RPBUF_SIZE 11460
#define CORE_RPBD_NUM 256
#define CORE_RPBUF_NUM 1024
#endif /* CONFIG_RTW_REDUCE_MEM */
/*
* Wi-Fi Functions Config
*/
/*#define CONFIG_RECV_REORDERING_CTRL*/
#define CONFIG_80211N_HT
#define CONFIG_80211AC_VHT
#define CONFIG_80211AX_HE
#ifdef CONFIG_80211AC_VHT
#ifndef CONFIG_80211N_HT
#define CONFIG_80211N_HT
#endif
#endif
#ifdef CONFIG_80211AX_HE
#ifndef CONFIG_80211N_HT
#define CONFIG_80211N_HT
#endif
#ifndef CONFIG_80211AC_VHT
#define CONFIG_80211AC_VHT
#endif
#endif
#define CONFIG_BEAMFORMING
#ifdef CONFIG_BEAMFORMING
/*#define RTW_WKARD_TX_DISABLE_BFEE*/
#endif
/*#define CONFIG_IOCTL_CFG80211*/
#ifdef CONFIG_IOCTL_CFG80211
/*#define RTW_USE_CFG80211_STA_EVENT*/ /* Indecate new sta asoc through cfg80211_new_sta */
#define CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER
/*#define CONFIG_DEBUG_CFG80211*/
#define CONFIG_SET_SCAN_DENY_TIMER
#endif
#define CONFIG_TX_AMSDU
#ifdef CONFIG_TX_AMSDU
#ifdef CONFIG_PLATFORM_RTL8198D
#define CONFIG_TX_AMSDU_HW_MODE 1
#else
#define CONFIG_TX_AMSDU_SW_MODE 1
#endif
#endif
/*
* Internal General Config
*/
/*#define CONFIG_PWRCTRL*/
#define CONFIG_TRX_BD_ARCH /* PCI only */
#define USING_RX_TAG
#define CONFIG_EMBEDDED_FWIMG
#ifdef CONFIG_EMBEDDED_FWIMG
#define LOAD_FW_HEADER_FROM_DRIVER
#endif
/*#define CONFIG_FILE_FWIMG*/
#define CONFIG_XMIT_ACK
#ifdef CONFIG_XMIT_ACK
#define CONFIG_XMIT_ACK_BY_REL_RPT
/*#define CONFIG_XMIT_ACK_BY_REL_RPT_DBG*/
#define CONFIG_ACTIVE_KEEP_ALIVE_CHECK
#define RTW_WKARD_TX_NULL_WD_RP
#endif
#define BUF_DESC_ARCH /* if defined, hardware follows Rx buffer descriptor architecture */
#ifdef CONFIG_POWER_SAVE
#define CONFIG_RTW_IPS
#define CONFIG_RTW_LPS
#ifdef CONFIG_RTW_IPS
#define CONFIG_FWIPS
#endif
#if defined(CONFIG_RTW_IPS) || defined(CONFIG_RTW_LPS)
#define CONFIG_RTW_WKARD_PS_DEFAULT_OFF
#define CONFIG_PS_FW_DBG
#endif
#ifdef CONFIG_WOWLAN
#define CONFIG_RTW_IPS_WOW
#ifdef CONFIG_RTW_IPS_WOW
#define CONFIG_FWIPS_WOW
#endif /* CONFIG_RTW_IPS_WOW */
#define CONFIG_RTW_LPS_WOW
#endif /* CONFIG_WOWLAN */
#endif /* CONFIG_POWER_SAVE */
#ifdef CONFIG_WOWLAN
#define CONFIG_GTK_OL
/* #define CONFIG_ARP_KEEP_ALIVE */
#endif /* CONFIG_WOWLAN */
/*#define CONFIG_ANTENNA_DIVERSITY*/
#define CONFIG_AP_MODE
#ifdef CONFIG_AP_MODE
#define CONFIG_NATIVEAP_MLME
#ifndef CONFIG_NATIVEAP_MLME
#define CONFIG_HOSTAPD_MLME
#endif
/*#define CONFIG_RTW_HOSTAPD_ACS*/
/*#define CONFIG_FIND_BEST_CHANNEL*/
/*#define CONFIG_AUTO_AP_MODE*/
#endif
#define CONFIG_P2P
#ifdef CONFIG_P2P
/* The CONFIG_WFD is for supporting the Wi-Fi display */
#define CONFIG_WFD
#define CONFIG_P2P_REMOVE_GROUP_INFO
/*#define CONFIG_DBG_P2P*/
#define CONFIG_P2P_PS
/*#define CONFIG_P2P_IPS*/
#define CONFIG_P2P_OP_CHK_SOCIAL_CH
#define CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT /* replace CONFIG_P2P_CHK_INVITE_CH_LIST flag */
/*#define CONFIG_P2P_INVITE_IOT*/
#endif
/* Added by Kurt 20110511 */
#ifdef CONFIG_TDLS
#define CONFIG_TDLS_DRIVER_SETUP
#if 0
#ifndef CONFIG_WFD
#define CONFIG_WFD
#endif
#define CONFIG_TDLS_AUTOSETUP
#endif
#define CONFIG_TDLS_AUTOCHECKALIVE
/*
* Enable "CONFIG_TDLS_CH_SW" by default,
* however limit it to only work in wifi logo test mode
* but not in normal mode currently
*/
#define CONFIG_TDLS_CH_SW
#endif
#define CONFIG_SKB_COPY /* for amsdu */
/*#define CONFIG_RTW_LED*/
#ifdef CONFIG_RTW_LED
/*#define CONFIG_RTW_SW_LED*/
#ifdef CONFIG_RTW_SW_LED
/*#define CONFIG_RTW_LED_HANDLED_BY_CMD_THREAD*/
#endif
#endif /* CONFIG_RTW_LED */
#define CONFIG_GLOBAL_UI_PID
/*#define CONFIG_ADAPTOR_INFO_CACHING_FILE*/ /* now just applied on 8192cu only, should make it general...*/
/*#define CONFIG_RESUME_IN_WORKQUEUE*/
/*#define CONFIG_SET_SCAN_DENY_TIMER*/
#define CONFIG_LONG_DELAY_ISSUE
/*#define CONFIG_SIGNAL_DISPLAY_DBM*/ /* display RX signal with dbm */
#ifdef CONFIG_SIGNAL_DISPLAY_DBM
/*#define CONFIG_BACKGROUND_NOISE_MONITOR*/
#endif
#define CONFIG_IEEE80211_BAND_6GHZ 1
/*
* Software feature Related Config
*/
#define CONFIG_SCAN_BACKOP_STA
#define PRIVATE_N
#ifdef PRIVATE_N
/* scan 2G & 5G only */
#define CONFIG_RTW_COUNTRY_IE_SLAVE_SCAN_BAND_BMP 0x03
#endif
/*
* Interface Related Config
*/
/*
* HAL Related Config
*/
#define CONFIG_RX_PACKET_APPEND_FCS
#define DISABLE_BB_RF 0
#ifdef CONFIG_MP_INCLUDED
#define MP_DRIVER 1
#else
#define MP_DRIVER 0
#endif
#ifndef EFUSE_MAP_PATH
#define EFUSE_MAP_PATH "/system/etc/wifi/wifi_efuse.map"
#endif
#ifndef WIFIMAC_PATH
#define WIFIMAC_PATH "/data/wifimac.txt"
#endif
/* Use cmd frame to issue beacon. Use a fixed buffer for beacon. */
#define CONFIG_BCN_ICF
#ifdef CONFIG_HWSIM
/* Use pure sw beacon */
#undef CONFIG_BCN_ICF
#endif
/* #define RTL8814BE_AMPDU_PRE_TX_OFF */
/*
* Platform Related Config
*/
/* #define CONFIG_TX_EARLY_MODE */
/*
* Debug Related Config
*/
#define DBG 1
/* #define DBG_IO */
/* #define DBG_DELAY_OS */
/* #define DBG_MEM_ALLOC */
/* #define DBG_IOCTL */
/* #define DBG_TX */
/* #define DBG_XMIT_BUF */
/* #define DBG_XMIT_BUF_EXT */
/* #define DBG_TX_DROP_FRAME */
/* #define DBG_RX_DROP_FRAME */
/* #define DBG_RX_SEQ */
/* #define DBG_RX_SIGNAL_DISPLAY_PROCESSING */
/* #define DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED "jeff-ap" */
#define DBG_ROAMING_TEST
/* #define DBG_SERVING_AP_RSSI */
/* #define DBG_HAL_INIT_PROFILING */
/*#define DBG_MEMORY_LEAK*/
/* #define CONFIG_FW_C2H_DEBUG */
#define CONFIG_DBG_COUNTER
#define DBG_RX_DFRAME_RAW_DATA
/*#define DBG_TXBD_DESC_DUMP*/
#define CONFIG_PCI_BCN_POLLING
//#define RTW_PHL_TEST_FPGA //For 8852A PCIE FPGA TEST
#define CONFIG_RTW_NORMAL_DMA
/* #define CONFIG_RTW_SECURE_DMA */
/* #define CONFIG_RTW_SWIOTLB_DMA */
#if defined(CONFIG_RTW_SECURE_DMA) || defined(CONFIG_RTW_SWIOTLB_DMA)
#undef CONFIG_RTW_NORMAL_DMA
#endif
#ifdef CONFIG_RTW_NORMAL_DMA
/* #define CONFIG_TX_REQ_NONCACHE_ADDR */
#define CONFIG_TXBD_NONCACHE_ADDR
#define CONFIG_TX_PKT_NONCACHE_ADDR
/* #define CONFIG_RX_BUFF_NONCACHE_ADDR */
#define CONFIG_RXBD_NONCACHE_ADDR
/* #define CONFIG_WD_PAGE_NONCACHE_ADDR */
/* #define CONFIG_WD_WORK_RING_NONCACHE_ADDR */
/* #define CONFIG_H2C_NONCACHE_ADDR */
#elif defined (CONFIG_RTW_SECURE_DMA)
#define CONFIG_TX_REQ_NONCACHE_ADDR
#define CONFIG_TXBD_NONCACHE_ADDR
#define CONFIG_TX_PKT_NONCACHE_ADDR
#define CONFIG_RX_BUFF_NONCACHE_ADDR
#define CONFIG_RXBD_NONCACHE_ADDR
#define CONFIG_WD_PAGE_NONCACHE_ADDR
#define CONFIG_WD_WORK_RING_NONCACHE_ADDR
#define CONFIG_H2C_NONCACHE_ADDR
#elif defined (CONFIG_RTW_SWIOTLB_DMA)
/* #define CONFIG_TX_REQ_NONCACHE_ADDR */
/* #define CONFIG_TXBD_NONCACHE_ADDR */
/* #define CONFIG_TX_PKT_NONCACHE_ADDR */
/* #define CONFIG_RX_BUFF_NONCACHE_ADDR */
/* #define CONFIG_RXBD_NONCACHE_ADDR */
/* #define CONFIG_WD_PAGE_NONCACHE_ADDR */
#define CONFIG_WD_WORK_RING_NONCACHE_ADDR
#define CONFIG_H2C_NONCACHE_ADDR
#else
#error "Wrong DMA mode"
#endif
#define CONFIG_DIS_DYN_RXBUF
#if !defined(CONFIG_DIS_DYN_RXBUF) && !defined(CONFIG_RX_BUFF_NONCACHE_ADDR)
#define CONFIG_DYNAMIC_RX_BUF
#endif
#if defined(CONFIG_DIS_DYN_RXBUF) && !defined(CONFIG_RX_BUFF_NONCACHE_ADDR)
#define CONFIG_RTW_RXSKB_KMALOC
#endif
#ifndef CONFIG_WD_PAGE_NONCACHE_ADDR
#define RTW_WD_PAGE_USE_SHMEM_POOL
#endif
#ifdef CONFIG_RTW_SECURE_DMA
/* #define CONFIG_RTW_DEDICATED_CMA_POOL */
#endif
/*#define CONFIG_RTW_BTM_ROAM*/
/*#define CONFIG_RTW_80211R*/
#ifdef CONFIG_RTW_MBO
#ifndef CONFIG_RTW_WNM
#define CONFIG_RTW_WNM
#endif
#ifndef CONFIG_RTW_FSM_RRM
#define CONFIG_RTW_80211K
#endif
#endif /* CONFIG_RTW_MBO */
/* TRx Thread mode setting */
/* #define CONFIG_RTW_TX_HDL_USE_THREAD */
/* #define CONFIG_RTW_RX_HDL_USE_THREAD */
/* #define CONFIG_RTW_RX_EVENT_USE_THREAD */
/* Separate TRX path into different CPUs */
/* Note: if CPU balance is enabled, thread mode setting will be invalid.*/
#define CONFIG_CPU_BALANCE
#ifdef CONFIG_CPU_BALANCE
#define CONFIG_RTW_TX_HDL_USE_WQ /* TX Handler Workqueue */
#define CONFIG_RTW_TX_AMSDU_USE_WQ /* TX AMSDU Handler Workqueue */
#define CONFIG_RTW_RX_HDL_USE_WQ /* RX Handler Workqueue */
#define CONFIG_RTW_EVENT_HDL_USE_WQ /* EVENT Handler Workqueue */
/*#define CONFIG_CPU_SPECIFIC*/
#ifdef CONFIG_CPU_SPECIFIC /* Specific CPU */
#define CPU_ID_TX_HDL 1 /* bound to CPU1 */
#define CPU_ID_TX_AMSDU 3 /* bound to CPU3 */
#define CPU_ID_RX_HDL 0 /* bound to CPU0 */
#define CPU_ID_EVENT_HDL 2 /* bound to CPU2 */
#else /* not bound to any CPU, prefer the local CPU */
#define CPU_ID_TX_HDL WORK_CPU_UNBOUND
#define CPU_ID_TX_AMSDU WORK_CPU_UNBOUND
#define CPU_ID_RX_HDL WORK_CPU_UNBOUND
#define CPU_ID_EVENT_HDL WORK_CPU_UNBOUND
#endif
#endif
/* Use workqueue highpri to handle phl_handler */
/*#define CONFIG_PHL_HANDLER_WQ_HIGHPRI*/
#ifdef CONFIG_CPU_BALANCE
#undef CONFIG_PHL_HANDLER_WQ_HIGHPRI
#endif
/* Alignment to improve memcpy efficiency */
/*#define CONFIG_RTW_RX_SKB_DATA_ALIGNMENT*/
/* NEON mode to improve performance */
#if defined(CONFIG_RTW_RX_SKB_DATA_ALIGNMENT) && defined(CONFIG_CPU_BALANCE)
/*#define CONFIG_RTW_NEON_MODE*/
#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 12, 0))
#undef CONFIG_RTW_NEON_MODE
#endif
#endif
/* #define CONFIG_CORE_TXSC */
/* #define CONFIG_PHL_TXSC */
#ifdef CONFIG_CORE_TXSC
//#define TXSC_DBG_DUMP_SPEC_PKT
#ifdef TXSC_DBG_DUMP_SPEC_PKT
//#define TXSC_DBG_COPY_ORI_WLHDR_MDATA
#endif
//#define USE_ONE_WLHDR
//#define CONFIG_RTW_TXSC_USE_HW_SEQ
#ifdef CONFIG_TX_AMSDU
#undef CONFIG_TX_AMSDU_SW_MODE
#undef CONFIG_RTW_TX_AMSDU_USE_WQ
#ifndef TXSC_DBG_DUMP_SPEC_PKT
#define CONFIG_TXSC_AMSDU
#endif
#endif
#endif
#ifdef CONFIG_PHL_TXSC
#define CONFIG_HW_SEC_IV
#endif
#ifdef RTW_PHL_TEST_FPGA
#ifndef RTW_PHL_TX
#define RTW_PHL_TX
#endif
#ifndef RTW_PHL_RX
#define RTW_PHL_RX
#endif
#ifndef DIRTY_FOR_WORK
#define DIRTY_FOR_WORK
#endif
#ifndef CONFIG_DYNAMIC_RX_BUF
#define CONFIG_DYNAMIC_RX_BUF
#endif
#ifndef RTW_PHL_DBG_CMD
#define RTW_PHL_DBG_CMD
#endif
#ifndef CONFIG_DRV_FAKE_AP
#error "Please enable CONFIG_DRV_FAKE_AP in Makefile before Beacon ready\n"
#endif
#ifndef RTW_PHL_FWDL
#define RTW_PHL_FWDL
#endif
#ifdef CONFIG_RTW_NAPI
#undef CONFIG_RTW_NAPI
#endif
#ifdef CONFIG_RTW_GRO
#undef CONFIG_RTW_GRO
#endif
#ifdef CONFIG_RTW_NETIF_SG
#undef CONFIG_RTW_NETIF_SG
#endif
#if 1
#define DBGP(fmt, args...) printk("dbg [%s][%d]"fmt, __FUNCTION__, __LINE__, ## args)
#else
#define DBGP(arg...) do {} while (0)
#endif
#else //RTW_PHL_TEST_FPGA
#define DBGP(arg...) do {} while (0)
#endif
/* Platform dependent config, shall put on the bottom of this file */
#ifdef CONFIG_PLATFORM_RTL8198D
#include "autoconf_mips_98d.h"
#endif
/* Platform dependent config, shall put on the bottom of this file */
#ifdef CONFIG_I386_BUILD_VERIFY
#include "autoconf_i386_ap_func.h"
#endif
#ifdef CONFIG_ARCH_CORTINA
#include "autoconf_arm_9617b.h"
#endif /* CONFIG_ARCH_CORTINA */
Reference in New Issue View Git Blame Copy Permalink