mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-23 09:42:19 +03:00
7dd632ff96
- support Android-14 - support Linux kernel 6.9 - support 6G regulation - support Thermal protection - support TX shortcut to reduce CPU loading - fix some coverity issues - Use RTW regulatory version rtk_8852CE_M.2_2230-67-52 - default enable con-current and MCC Bug 4667769 Bug 4667981 Change-Id: Iee069ecdd1f00a0b78285d0a4ef5778ed9ace478 Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3195601 Tested-by: Shobek Attupurath <sattupurath@nvidia.com> Reviewed-by: Revanth Kumar Uppala <ruppala@nvidia.com> GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com> Reviewed-by: Ashutosh Jha <ajha@nvidia.com>
47 lines
1.7 KiB
C
47 lines
1.7 KiB
C
/******************************************************************************
|
|
*
|
|
* Copyright(c) 2021 Realtek Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
*****************************************************************************/
|
|
#ifndef _PHL_DM_H_
|
|
#define _PHL_DM_H_
|
|
|
|
#ifdef CONFIG_PCI_HCI
|
|
#ifdef RTW_WKARD_DYNAMIC_LTR
|
|
enum rtw_phl_status
|
|
phl_ltr_sw_trigger(struct rtw_phl_com_t *phl_com, void *hal,
|
|
enum rtw_pcie_ltr_state state);
|
|
enum rtw_phl_status
|
|
phl_ltr_sw_ctrl(struct rtw_phl_com_t *phl_com, void *hal, bool enable);
|
|
void
|
|
phl_ltr_hw_ctrl(struct rtw_phl_com_t *phl_com, bool enable);
|
|
void phl_ltr_sw_ctrl_ntfy(struct rtw_phl_com_t *phl_com, bool enable);
|
|
u8 phl_ltr_get_cur_state(struct rtw_phl_com_t *phl_com);
|
|
u32 phl_ltr_get_last_trigger_time(struct rtw_phl_com_t *phl_com);
|
|
u32 phl_ltr_get_tri_cnt(struct rtw_phl_com_t *phl_com,
|
|
enum rtw_pcie_ltr_state state);
|
|
void phl_ltr_ctrl_watchdog(struct phl_info_t *phl_info);
|
|
#endif
|
|
#endif
|
|
|
|
enum rtw_phl_status
|
|
phl_edcca_cfg(struct phl_info_t *phl_info);
|
|
enum rtw_phl_status
|
|
phl_cmd_edcca_cfg_hdl(struct phl_info_t *phl_info, u8 *param);
|
|
|
|
enum rtw_phl_status
|
|
rtw_phl_cmd_edcca_mode_cfg(void *phl,
|
|
enum rtw_edcca_mode mode,
|
|
enum phl_cmd_type cmd_type,
|
|
u32 cmd_timeout);
|
|
|
|
#endif /*_PHL_DM_H_*/ |