mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-22 17:25:35 +03:00
b8c2d943ed
Add the upstream tegra-drm driver with the 'Host1x/Tegra UAPI' series [0] applied. This driver will be built as an external module for testing and development with upstream Linux kernels. The following modifications have been made to the series posted upstream 1. Update the Makefile to always build the driver as a module 2. Always enable the tegra_drm_ioctl_xxx in the tegra_drm_ioctls and remove the dependency on CONFIG_DRM_TEGRA_STAGING. 3. Rename the include/uapi/drm/tegra_drm.h to include/uapi/drm/tegra_drm_next.h to avoid conflicts with upstream headers when building as an external module. 5. Rename the module that is built to be tegra-drm-next.ko instead of tegra-drm.ko to avoid any depmod conflicts with the upstream driver. [0] https://patchwork.ozlabs.org/project/linux-tegra/list/?series=215770 Bug 3156385 Change-Id: I19206f989325c9c6ff3c2b9301d964140d52234f Signed-off-by: Jon Hunter <jonathanh@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvidia/+/2435802 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit
38 lines
922 B
C
38 lines
922 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2015, NVIDIA Corporation.
|
|
*/
|
|
|
|
#ifndef TEGRA_VIC_H
|
|
#define TEGRA_VIC_H
|
|
|
|
/* VIC methods */
|
|
|
|
#define VIC_SET_APPLICATION_ID 0x00000200
|
|
#define VIC_SET_FCE_UCODE_SIZE 0x0000071C
|
|
#define VIC_SET_FCE_UCODE_OFFSET 0x0000072C
|
|
|
|
/* VIC registers */
|
|
|
|
#define VIC_THI_STREAMID0 0x00000030
|
|
#define VIC_THI_STREAMID1 0x00000034
|
|
|
|
#define NV_PVIC_MISC_PRI_VIC_CG 0x000016d0
|
|
#define CG_IDLE_CG_DLY_CNT(val) ((val & 0x3f) << 0)
|
|
#define CG_IDLE_CG_EN (1 << 6)
|
|
#define CG_WAKEUP_DLY_CNT(val) ((val & 0xf) << 16)
|
|
|
|
#define VIC_TFBIF_TRANSCFG 0x00002044
|
|
#define TRANSCFG_ATT(i, v) (((v) & 0x3) << (i * 4))
|
|
#define TRANSCFG_SID_HW 0
|
|
#define TRANSCFG_SID_PHY 1
|
|
#define TRANSCFG_SID_FALCON 2
|
|
|
|
/* Firmware offsets */
|
|
|
|
#define VIC_UCODE_FCE_HEADER_OFFSET (6*4)
|
|
#define VIC_UCODE_FCE_DATA_OFFSET (7*4)
|
|
#define FCE_UCODE_SIZE_OFFSET (2*4)
|
|
|
|
#endif /* TEGRA_VIC_H */
|