mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-22 09:11:26 +03:00
9da3bc6449
For easy of extensibility to future chips, below data and functions applicable to T23x are moved to dev-t18x.c - chip data for supported chips - set_boot_vec: set up EVP - set_boot_freqs: set ADSP freq as per DT property - check_wfi_status: check WFI status from AMISC - dump_core_state: ADSP core and state dump Bug 3682950 Change-Id: Iffba56addc9a68ec33de390a379fe725e727cfad Signed-off-by: Viswanath L <viswanathl@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3107450 GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com> Reviewed-by: Dara Ramesh <dramesh@nvidia.com>
66 lines
2.0 KiB
C
66 lines
2.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/**
|
|
* Copyright (c) 2014-2024, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __TEGRA_NVADSP_AMC_H
|
|
#define __TEGRA_NVADSP_AMC_H
|
|
|
|
#define AMC_CONFIG 0x00
|
|
#define AMC_CONFIG_ALIASING (1 << 0)
|
|
#define AMC_CONFIG_CARVEOUT (1 << 1)
|
|
#define AMC_CONFIG_ERR_RESP (1 << 2)
|
|
#define AMC_INT_STATUS (0x04)
|
|
#define AMC_INT_STATUS_ARAM (1 << 0)
|
|
#define AMC_INT_STATUS_REG (1 << 1)
|
|
#define AMC_INT_MASK 0x08
|
|
#define AMC_INT_SET 0x0C
|
|
#define AMC_INT_CLR 0x10
|
|
#define AMC_INT_INVALID_ARAM_ACCESS (1 << 0)
|
|
#define AMC_INT_INVALID_REG_ACCESS (1 << 1)
|
|
#define AMC_ERROR_ADDR 0x14
|
|
|
|
#define AMC_EVP_RESET_VEC_0 0x700
|
|
#define AMC_EVP_UNDEF_VEC_0 0x704
|
|
#define AMC_EVP_SWI_VEC_0 0x708
|
|
#define AMC_EVP_PREFETCH_ABORT_VEC_0 0x70c
|
|
#define AMC_EVP_DATA_ABORT_VEC_0 0x710
|
|
#define AMC_EVP_RSVD_VEC_0 0x714
|
|
#define AMC_EVP_IRQ_VEC_0 0x718
|
|
#define AMC_EVP_FIQ_VEC_0 0x71c
|
|
#define AMC_EVP_RESET_ADDR_0 0x720
|
|
#define AMC_EVP_UNDEF_ADDR_0 0x724
|
|
#define AMC_EVP_SWI_ADDR_0 0x728
|
|
#define AMC_EVP_PREFETCH_ABORT_ADDR_0 0x72c
|
|
#define AMC_EVP_DATA_ABORT_ADDR_0 0x730
|
|
#define AMC_EVP_RSVD_ADDR_0 0x734
|
|
#define AMC_EVP_IRQ_ADDR_0 0x738
|
|
#define AMC_EVP_FIQ_ADDR_0 0x73c
|
|
|
|
#define AMC_EVP_SIZE (AMC_EVP_FIQ_ADDR_0 - AMC_EVP_RESET_VEC_0 + 4)
|
|
#define AMC_EVP_WSIZE (AMC_EVP_SIZE >> 2)
|
|
|
|
#define AMC_ERROR_ADDR_IGNORE SZ_4K
|
|
|
|
#define AMC_REGS 0x1000
|
|
|
|
#define AMC_ARAM_APERTURE_BASE 0x28
|
|
#define AMC_ARAM_APERTURE_DATA_START 0x800
|
|
#define AMC_ARAM_APERTURE_DATA_LEN 0x800 /* 2KB */
|
|
|
|
#define AMC_ARAM_ALIAS0 0x00400000
|
|
#define AMC_ARAM_ALIAS1 0x00500000
|
|
#define AMC_ARAM_ALIAS2 0x00600000
|
|
#define AMC_ARAM_ALIAS3 0x00700000
|
|
|
|
#define AMC_ARAM_START 0
|
|
#define AMC_ARAM_SIZE SZ_64K
|
|
#define AMC_ARAM_WSIZE (AMC_ARAM_SIZE >> 2)
|
|
|
|
int nvadsp_aram_save(struct platform_device *pdev);
|
|
int nvadsp_aram_restore(struct platform_device *pdev);
|
|
int nvadsp_amc_save(struct platform_device *pdev);
|
|
int nvadsp_amc_restore(struct platform_device *pdev);
|
|
|
|
#endif /* __TEGRA_NVADSP_AMC_H */
|