mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-22 17:25:35 +03:00
915ce6717f
validate nvsciipc max endpoint count. validate set_db entry pointer. JIRA NVIPC-3506 Change-Id: Id29531af24367de952b2dccebe23515ad52bfd33 Signed-off-by: Joshua Cha <joshuac@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3322061 Reviewed-by: Suneel Kumar Pemmineti <spemmineti@nvidia.com> Reviewed-by: Simon Je <sje@nvidia.com> GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
132 lines
3.0 KiB
C
132 lines
3.0 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
// SPDX-FileCopyrightText: Copyright (c) 2019-2025 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
|
|
#ifndef __NVSCIIPC_IOCTL_H__
|
|
#define __NVSCIIPC_IOCTL_H__
|
|
|
|
#include <linux/ioctl.h>
|
|
|
|
/*
|
|
* inter-thread: 2000
|
|
* inter-process: 16384
|
|
* inter-vm: 512
|
|
* inter-chip-pcie: 32
|
|
*/
|
|
#define NVSCIIPC_MAX_EP_COUNT 18928
|
|
|
|
#define NVSCIIPC_MAX_EP_NAME 64U
|
|
#define NVSCIIPC_MAX_RDMA_NAME 64U
|
|
#define NVSCIIPC_MAX_IP_NAME 16U
|
|
|
|
#define NVSCIIPC_EP_RESERVE 1U
|
|
#define NVSCIIPC_EP_RELEASE 0U
|
|
|
|
struct nvsciipc_config_entry {
|
|
/* endpoint name */
|
|
char ep_name[NVSCIIPC_MAX_EP_NAME];
|
|
/* node name for shm/sem */
|
|
char dev_name[NVSCIIPC_MAX_EP_NAME];
|
|
uint32_t backend; /* backend type */
|
|
uint32_t nframes; /* frame count */
|
|
uint32_t frame_size; /* frame size */
|
|
/* ep id for inter-Proc/Thread
|
|
* queue id for inter-VM
|
|
* dev id for inter-Chip
|
|
*/
|
|
uint32_t id;
|
|
uint64_t vuid; /* VM-wide unique id */
|
|
char rdma_dev_name[NVSCIIPC_MAX_RDMA_NAME];
|
|
char remote_ip[NVSCIIPC_MAX_IP_NAME];
|
|
uint32_t remote_port;
|
|
uint32_t local_port;
|
|
uint32_t peer_vmid;
|
|
uint32_t noti_type;
|
|
uint32_t uid;
|
|
};
|
|
|
|
struct nvsciipc_db {
|
|
int num_eps;
|
|
struct nvsciipc_config_entry **entry;
|
|
};
|
|
|
|
struct nvsciipc_get_vuid {
|
|
char ep_name[NVSCIIPC_MAX_EP_NAME];
|
|
uint64_t vuid;
|
|
};
|
|
|
|
struct nvsciipc_get_db_by_name {
|
|
char ep_name[NVSCIIPC_MAX_EP_NAME];
|
|
struct nvsciipc_config_entry entry;
|
|
uint32_t idx;
|
|
};
|
|
|
|
struct nvsciipc_get_db_by_vuid {
|
|
uint64_t vuid;
|
|
struct nvsciipc_config_entry entry;
|
|
uint32_t idx;
|
|
};
|
|
|
|
struct nvsciipc_get_db_by_idx {
|
|
struct nvsciipc_config_entry entry;
|
|
uint32_t idx;
|
|
};
|
|
|
|
struct nvsciipc_validate_auth_token {
|
|
uint32_t auth_token;
|
|
uint64_t local_vuid;
|
|
};
|
|
|
|
/* NvSciIpcTopoId type */
|
|
struct nvsciipc_topoid {
|
|
uint32_t socid;
|
|
uint32_t vmid;
|
|
};
|
|
|
|
struct nvsciipc_map_vuid {
|
|
uint64_t vuid;
|
|
struct nvsciipc_topoid peer_topoid;
|
|
uint64_t peer_vuid;
|
|
};
|
|
|
|
struct nvsciipc_reserve_ep {
|
|
char ep_name[NVSCIIPC_MAX_EP_NAME];
|
|
uint32_t action;
|
|
};
|
|
|
|
/* IOCTL magic number - seen available in ioctl-number.txt*/
|
|
#define NVSCIIPC_IOCTL_MAGIC 0xC3
|
|
|
|
#define NVSCIIPC_IOCTL_SET_DB \
|
|
_IOW(NVSCIIPC_IOCTL_MAGIC, 1, struct nvsciipc_db)
|
|
|
|
#define NVSCIIPC_IOCTL_GET_VUID \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 2, struct nvsciipc_get_vuid)
|
|
|
|
#define NVSCIIPC_IOCTL_GET_DB_BY_NAME \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 3, struct nvsciipc_get_db_by_name)
|
|
|
|
#define NVSCIIPC_IOCTL_GET_DB_BY_VUID \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 4, struct nvsciipc_get_db_by_vuid)
|
|
|
|
#define NVSCIIPC_IOCTL_GET_DB_SIZE \
|
|
_IOR(NVSCIIPC_IOCTL_MAGIC, 5, uint32_t)
|
|
|
|
#define NVSCIIPC_IOCTL_VALIDATE_AUTH_TOKEN \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 6, struct nvsciipc_validate_auth_token)
|
|
|
|
#define NVSCIIPC_IOCTL_MAP_VUID \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 7, struct nvsciipc_map_vuid)
|
|
|
|
#define NVSCIIPC_IOCTL_GET_VMID \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 8, uint32_t)
|
|
|
|
#define NVSCIIPC_IOCTL_GET_DB_BY_IDX \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 9, struct nvsciipc_get_db_by_idx)
|
|
|
|
#define NVSCIIPC_IOCTL_RESERVE_EP \
|
|
_IOWR(NVSCIIPC_IOCTL_MAGIC, 10, struct nvsciipc_reserve_ep)
|
|
|
|
#define NVSCIIPC_IOCTL_NUMBER_MAX 10
|
|
|
|
#endif /* __NVSCIIPC_IOCTL_H__ */
|