mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-22 09:11:26 +03:00
92ac7bc35a
Port camera drivers below from /kenrel/nvidia to /kernel/nvidia-oot as OOT modules: - Fusa-capture driver - Tegra V4L2 framework driver - vi/csi driver - tegra camera platform driver Change-Id: I390af27096425bb11e0934201dd1a90f001bb3fa Signed-off-by: Frank Chen <frankc@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/2780698 Reviewed-by: FNU Raunak <fraunak@nvidia.com> Reviewed-by: Ankur Pawar <ankurp@nvidia.com> Reviewed-by: Shiva Dubey <sdubey@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
109 lines
3.0 KiB
C
109 lines
3.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Tegra Graphics Host VI
|
|
*
|
|
* Copyright (c) 2012-2022, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __NVHOST_VI_H__
|
|
#define __NVHOST_VI_H__
|
|
|
|
#include <linux/clk/tegra.h>
|
|
|
|
#include <media/mc_common.h>
|
|
|
|
#define VI_CFG_INTERRUPT_MASK_0 0x8c
|
|
#define VI_CFG_INTERRUPT_STATUS_0 0x98
|
|
|
|
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0 0x850
|
|
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0 0x854
|
|
#define PPA_FIFO_OVRF (1 << 5)
|
|
|
|
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0 0x884
|
|
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0 0x888
|
|
#define PPB_FIFO_OVRF (1 << 5)
|
|
|
|
#define VI_CSI_0_ERROR_STATUS 0x184
|
|
#define VI_CSI_1_ERROR_STATUS 0x284
|
|
#define VI_CSI_0_WD_CTRL 0x18c
|
|
#define VI_CSI_1_WD_CTRL 0x28c
|
|
#define VI_CSI_0_ERROR_INT_MASK_0 0x188
|
|
#define VI_CSI_1_ERROR_INT_MASK_0 0x288
|
|
|
|
#ifdef TEGRA_21X_OR_HIGHER_CONFIG
|
|
#define VI_CSI_2_ERROR_STATUS 0x384
|
|
#define VI_CSI_3_ERROR_STATUS 0x484
|
|
#define VI_CSI_4_ERROR_STATUS 0x584
|
|
#define VI_CSI_5_ERROR_STATUS 0x684
|
|
|
|
#define VI_CSI_2_WD_CTRL 0x38c
|
|
#define VI_CSI_3_WD_CTRL 0x48c
|
|
#define VI_CSI_4_WD_CTRL 0x58c
|
|
#define VI_CSI_5_WD_CTRL 0x68c
|
|
|
|
#define VI_CSI_2_ERROR_INT_MASK_0 0x388
|
|
#define VI_CSI_3_ERROR_INT_MASK_0 0x488
|
|
#define VI_CSI_4_ERROR_INT_MASK_0 0x588
|
|
#define VI_CSI_5_ERROR_INT_MASK_0 0x688
|
|
|
|
#define CSI1_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0 0x1050
|
|
#define CSI1_CSI_PIXEL_PARSER_A_STATUS_0 0x1054
|
|
#define CSI1_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0 0x1084
|
|
#define CSI1_CSI_PIXEL_PARSER_B_STATUS_0 0x1088
|
|
#define CSI2_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0 0x1850
|
|
#define CSI2_CSI_PIXEL_PARSER_A_STATUS_0 0x1854
|
|
#define CSI2_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0 0x1884
|
|
#define CSI2_CSI_PIXEL_PARSER_B_STATUS_0 0x1888
|
|
|
|
#define NUM_VI_WATCHDOG 6
|
|
#else
|
|
#define NUM_VI_WATCHDOG 2
|
|
#endif
|
|
|
|
typedef void (*callback)(void *);
|
|
|
|
struct tegra_vi_stats {
|
|
atomic_t overflow;
|
|
};
|
|
|
|
struct tegra_vi_mfi_ctx;
|
|
|
|
struct vi {
|
|
struct tegra_camera *camera;
|
|
struct platform_device *ndev;
|
|
struct device *dev;
|
|
struct tegra_vi_data *data;
|
|
struct tegra_mc_vi mc_vi;
|
|
struct tegra_csi_device csi;
|
|
|
|
struct regulator *reg;
|
|
struct dentry *debugdir;
|
|
struct tegra_vi_stats vi_out;
|
|
struct work_struct stats_work;
|
|
struct tegra_vi_mfi_ctx *mfi_ctx;
|
|
int vi_irq;
|
|
uint vi_bypass_bw;
|
|
uint max_bw;
|
|
bool master_deinitialized;
|
|
bool tpg_opened;
|
|
bool sensor_opened;
|
|
bool bypass;
|
|
};
|
|
|
|
extern const struct file_operations tegra_vi_ctrl_ops;
|
|
int nvhost_vi_prepare_poweroff(struct platform_device *);
|
|
int nvhost_vi_finalize_poweron(struct platform_device *);
|
|
|
|
void nvhost_vi_reset_all(struct platform_device *);
|
|
struct vi *tegra_vi_get(void);
|
|
int vi_v4l2_set_la(struct vi *tegra_vi, u32 vi_bypass_bw, bool is_ioctl);
|
|
|
|
int tegra_vi_register_mfi_cb(callback cb, void *cb_arg);
|
|
int tegra_vi_unregister_mfi_cb(void);
|
|
|
|
bool tegra_vi_has_mfi_callback(void);
|
|
int tegra_vi_mfi_event_notify(struct tegra_vi_mfi_ctx *mfi_ctx, u8 channel);
|
|
int tegra_vi_init_mfi(struct tegra_vi_mfi_ctx **mfi_ctx, u8 num_channels);
|
|
void tegra_vi_deinit_mfi(struct tegra_vi_mfi_ctx **mfi_ctx);
|
|
#endif
|