mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-23 01:31:30 +03:00
b32bd99824
This performs following trivial cleanup:
- Remove explicit THIS_MODULE assignment in platform_driver struct.
- Remove DRV_NAME macro and assign the name directly in platform_driver
struct.
- Add SPDX-License-Identifier to header files
- Sort header file inclusions
Bug 200698314
Change-Id: Ic1e2166b6a8257cd3b462cc8b2a9719e25c7bbb8
Signed-off-by: Sameer Pujar <spujar@nvidia.com>
104 lines
3.0 KiB
C
104 lines
3.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* tegra210_afc.h - Definitions for Tegra210 AFC driver
|
|
*
|
|
* Copyright (c) 2014-2021 NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
#ifndef __TEGRA210_AFC_H__
|
|
#define __TEGRA210_AFC_H__
|
|
|
|
/*
|
|
* AFC_AXBAR_RX registers are with respect to AXBAR.
|
|
* The data is coming from AXBAR to AFC for playback.
|
|
*/
|
|
#define TEGRA210_AFC_AXBAR_RX_STATUS 0xc
|
|
#define TEGRA210_AFC_AXBAR_RX_CIF_CTRL 0x20
|
|
#define TEGRA210_AFC_AXBAR_RX_CYA 0x24
|
|
|
|
/*
|
|
* AFC_AXBAR_TX registers are with respect to AXBAR.
|
|
* The data is going out of AFC for playback.
|
|
*/
|
|
#define TEGRA210_AFC_AXBAR_TX_STATUS 0x4c
|
|
#define TEGRA210_AFC_AXBAR_TX_INT_STATUS 0x50
|
|
#define TEGRA210_AFC_AXBAR_TX_INT_MASK 0x54
|
|
#define TEGRA210_AFC_AXBAR_TX_INT_SET 0x58
|
|
#define TEGRA210_AFC_AXBAR_TX_INT_CLEAR 0x5c
|
|
#define TEGRA210_AFC_AXBAR_TX_CIF_CTRL 0x60
|
|
#define TEGRA210_AFC_AXBAR_TX_CYA 0x64
|
|
|
|
/* Register offsets from TEGRA210_AFC*_BASE */
|
|
#define TEGRA210_AFC_ENABLE 0x80
|
|
#define TEGRA210_AFC_SOFT_RESET 0x84
|
|
#define TEGRA210_AFC_CG 0x88
|
|
#define TEGRA210_AFC_STATUS 0x8c
|
|
#define TEGRA210_AFC_INT_STATUS 0x90
|
|
#define TEGRA210_AFC_INT_MASK 0x94
|
|
#define TEGRA210_AFC_INT_SET 0x98
|
|
#define TEGRA210_AFC_INT_CLEAR 0x9c
|
|
|
|
/* Miscellaneous AFC registers */
|
|
#define TEGRA210_AFC_DEST_I2S_PARAMS 0xa4
|
|
#define TEGRA210_AFC_TXCIF_FIFO_PARAMS 0xa8
|
|
#define TEGRA210_AFC_CLK_PPM_DIFF 0xac
|
|
#define TEGRA210_AFC_DBG_CTRL 0xb0
|
|
#define TEGRA210_AFC_TOTAL_SAMPLES 0xb4
|
|
#define TEGRA210_AFC_DECIMATION_SAMPLES 0xb8
|
|
#define TEGRA210_AFC_INTERPOLATION_SAMPLES 0xbc
|
|
#define TEGRA210_AFC_DBG_INTERNAL 0xc0
|
|
|
|
/* AFC coefficient registers */
|
|
#define TEGRA210_AFC_LCOEF_1_4_0 0xc4
|
|
#define TEGRA210_AFC_LCOEF_1_4_1 0xc8
|
|
#define TEGRA210_AFC_LCOEF_1_4_2 0xcc
|
|
#define TEGRA210_AFC_LCOEF_1_4_3 0xd0
|
|
#define TEGRA210_AFC_LCOEF_1_4_4 0xd4
|
|
#define TEGRA210_AFC_LCOEF_1_4_5 0xd8
|
|
#define TEGRA210_AFC_LCOEF_2_4_0 0xdc
|
|
#define TEGRA210_AFC_LCOEF_2_4_1 0xe0
|
|
#define TEGRA210_AFC_LCOEF_2_4_2 0xe4
|
|
#define TEGRA210_AFC_CYA 0xe8
|
|
|
|
/* Fields in TEGRA210_AFC_ENABLE */
|
|
#define TEGRA210_AFC_EN_SHIFT 0
|
|
#define TEGRA210_AFC_EN (1 << TEGRA210_AFC_EN_SHIFT)
|
|
|
|
#define TEGRA186_AFC_MODULE_SELECT_SHIFT 27
|
|
|
|
#define TEGRA210_AFC_DEST_MODULE_ID_SHIFT 24
|
|
#define TEGRA210_AFC_FIFO_HIGH_THRESHOLD_SHIFT 16
|
|
#define TEGRA210_AFC_FIFO_START_THRESHOLD_SHIFT 8
|
|
|
|
#define AFC_CLK_PPM_DIFF 50
|
|
|
|
struct tegra210_afc_soc_data {
|
|
unsigned int num_i2s;
|
|
bool flag_module_select;
|
|
const struct snd_soc_component_driver *afc_cmpnt;
|
|
};
|
|
|
|
enum tegra210_afc_threshold_type {
|
|
TH_DEFAULT, /* default thresholds */
|
|
TH_NON_SFC, /* no SFC is in the path */
|
|
TH_SFC, /* when SFC is in the path */
|
|
TH_SFC_AMX, /* when both SFC and AMX in the path */
|
|
TH_TYPE_COUNT,
|
|
};
|
|
|
|
struct tegra210_afc {
|
|
struct regmap *regmap;
|
|
const struct tegra210_afc_soc_data *soc_data;
|
|
|
|
/* mandatory control to be set */
|
|
unsigned int dest_module_num;
|
|
|
|
unsigned int ppm_diff;
|
|
unsigned int src_burst;
|
|
unsigned int start_threshold;
|
|
unsigned int threshold_type;
|
|
};
|
|
|
|
#endif
|