mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-22 17:25:35 +03:00
43b4285832
Remove unused macros in AMX/ADX driver and use shorter names for remaining macros wherever possible. This makes code look relatively compact and cleaner. Currently in AMX driver, Tegra210 regmap readable/writeable_reg() callbacks use Tegra194 specific register range. As this looks incorrect, maintain separate callbacks for readable/writeable_reg() for Tegra210 and Tegra194. Use register range in these callbacks to make it compact. Bug 200698314 Change-Id: Iae466da9aaef722736ccaf49a490a3b24b6d683a Signed-off-by: Sameer Pujar <spujar@nvidia.com>
117 lines
4.0 KiB
C
117 lines
4.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* tegra210_amx.h - Definitions for Tegra210 AMX driver
|
|
*
|
|
* Copyright (c) 2014-2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
#ifndef __TEGRA210_AMX_H__
|
|
#define __TEGRA210_AMX_H__
|
|
|
|
#define TEGRA210_AMX_AUDIOCIF_CH_STRIDE 4
|
|
|
|
/* Register offsets from TEGRA210_AMX*_BASE */
|
|
#define TEGRA210_AMX_RX_STATUS 0x0c
|
|
#define TEGRA210_AMX_RX_INT_STATUS 0x10
|
|
#define TEGRA210_AMX_RX_INT_MASK 0x14
|
|
#define TEGRA210_AMX_RX_INT_SET 0x18
|
|
#define TEGRA210_AMX_RX_INT_CLEAR 0x1c
|
|
#define TEGRA210_AMX_RX1_CIF_CTRL 0x20
|
|
#define TEGRA210_AMX_RX2_CIF_CTRL 0x24
|
|
#define TEGRA210_AMX_RX3_CIF_CTRL 0x28
|
|
#define TEGRA210_AMX_RX4_CIF_CTRL 0x2c
|
|
#define TEGRA210_AMX_TX_STATUS 0x4c
|
|
#define TEGRA210_AMX_TX_INT_STATUS 0x50
|
|
#define TEGRA210_AMX_TX_INT_MASK 0x54
|
|
#define TEGRA210_AMX_TX_INT_SET 0x58
|
|
#define TEGRA210_AMX_TX_INT_CLEAR 0x5c
|
|
#define TEGRA210_AMX_TX_CIF_CTRL 0x60
|
|
#define TEGRA210_AMX_ENABLE 0x80
|
|
#define TEGRA210_AMX_SOFT_RESET 0x84
|
|
#define TEGRA210_AMX_CG 0x88
|
|
#define TEGRA210_AMX_STATUS 0x8c
|
|
#define TEGRA210_AMX_INT_STATUS 0x90
|
|
#define TEGRA210_AMX_CTRL 0xa4
|
|
#define TEGRA210_AMX_OUT_BYTE_EN0 0xa8
|
|
#define TEGRA210_AMX_OUT_BYTE_EN1 0xac
|
|
#define TEGRA210_AMX_CYA 0xb0
|
|
#define TEGRA210_AMX_DBG 0xb4
|
|
#define TEGRA210_AMX_CFG_RAM_CTRL 0xb8
|
|
#define TEGRA210_AMX_CFG_RAM_DATA 0xbc
|
|
|
|
#define TEGRA194_AMX_RX1_FRAME_PERIOD 0xc0
|
|
#define TEGRA194_AMX_RX2_FRAME_PERIOD 0xc4
|
|
#define TEGRA194_AMX_RX3_FRAME_PERIOD 0xc8
|
|
#define TEGRA194_AMX_RX4_FRAME_PERIOD 0xcc
|
|
#define TEGRA194_AMX_RX4_LAST_FRAME_PERIOD 0xdc
|
|
|
|
/* Fields in TEGRA210_AMX_ENABLE */
|
|
#define TEGRA210_AMX_ENABLE_SHIFT 0
|
|
|
|
/* Fields in TEGRA210_AMX_CTRL */
|
|
#define TEGRA210_AMX_CTRL_MSTR_RX_NUN_SHIFT 14
|
|
#define TEGRA210_AMX_CTRL_MSTR_RX_NUM_MASK (3 << TEGRA210_AMX_CTRL_MSTR_RX_NUN_SHIFT)
|
|
|
|
#define TEGRA210_AMX_CTRL_RX_DEP_SHIFT 12
|
|
#define TEGRA210_AMX_CTRL_RX_DEP_MASK (3 << TEGRA210_AMX_CTRL_RX_DEP_SHIFT)
|
|
#define TEGRA210_AMX_CTRL_RX_DEP_WT_ON_ALL 0
|
|
#define TEGRA210_AMX_CTRL_RX_DEP_WT_ON_ANY (1 << TEGRA210_AMX_CTRL_RX_DEP_SHIFT)
|
|
#define TEGRA210_AMX_CTRL_RX_DEP_RSVD (3 << TEGRA210_AMX_CTRL_RX_DEP_SHIFT)
|
|
|
|
/* Fields in TEGRA210_AMX_CFG_RAM_CTRL */
|
|
#define TEGRA210_AMX_CFG_CTRL_RW_SHIFT 14
|
|
#define TEGRA210_AMX_CFG_CTRL_RW_MASK (1 << TEGRA210_AMX_CFG_CTRL_RW_SHIFT)
|
|
#define TEGRA210_AMX_CFG_CTRL_RW_WRITE (1 << TEGRA210_AMX_CFG_CTRL_RW_SHIFT)
|
|
|
|
#define TEGRA210_AMX_CFG_CTRL_ADDR_INIT_EN_SHIFT 13
|
|
#define TEGRA210_AMX_CFG_CTRL_ADDR_INIT_EN_MASK (1 << TEGRA210_AMX_CFG_CTRL_ADDR_INIT_EN_SHIFT)
|
|
#define TEGRA210_AMX_CFG_CTRL_ADDR_INIT_EN (1 << TEGRA210_AMX_CFG_CTRL_ADDR_INIT_EN_SHIFT)
|
|
|
|
#define TEGRA210_AMX_CFG_CTRL_RAM_ADDR_SHIFT 0
|
|
#define TEGRA210_AMX_CFG_CTRL_RAM_ADDR_MASK (0xff << TEGRA210_AMX_CFG_CTRL_RAM_ADDR_SHIFT)
|
|
|
|
/* Fields in TEGRA210_AMX_SOFT_RESET */
|
|
#define TEGRA210_AMX_SOFT_RESET_SOFT_RESET_SHIFT 0
|
|
#define TEGRA210_AMX_SOFT_RESET_SOFT_RESET_MASK (1 << TEGRA210_AMX_SOFT_RESET_SOFT_RESET_SHIFT)
|
|
#define TEGRA210_AMX_SOFT_RESET_SOFT_EN (1 << TEGRA210_AMX_SOFT_RESET_SOFT_RESET_SHIFT)
|
|
#define TEGRA210_AMX_SOFT_RESET_SOFT_DEFAULT (0 << TEGRA210_AMX_SOFT_RESET_SOFT_RESET_SHIFT)
|
|
|
|
/*
|
|
* Those defines are not in register field.
|
|
*/
|
|
#define TEGRA210_AMX_NUM_INPUTS 4
|
|
#define TEGRA210_AMX_RAM_DEPTH 16
|
|
#define TEGRA210_AMX_MAP_STREAM_NUMBER_SHIFT 6
|
|
#define TEGRA210_AMX_MAP_STREAM_NUMBER_MASK (0x3 << TEGRA210_AMX_MAP_STREAM_NUMBER_SHIFT)
|
|
#define TEGRA210_AMX_MAP_WORD_NUMBER_SHIFT 2
|
|
#define TEGRA210_AMX_MAP_WORD_NUMBER_MASK (0xF << TEGRA210_AMX_MAP_WORD_NUMBER_SHIFT)
|
|
#define TEGRA210_AMX_MAP_BYTE_NUMBER_SHIFT 0
|
|
#define TEGRA210_AMX_MAP_BYTE_NUMBER_MASK (0x3 << TEGRA210_AMX_MAP_BYTE_NUMBER_SHIFT)
|
|
|
|
enum {
|
|
TEGRA210_AMX_WAIT_ON_ALL,
|
|
TEGRA210_AMX_WAIT_ON_ANY,
|
|
};
|
|
|
|
enum {
|
|
TEGRA210_AMX_RX_DISABLE,
|
|
TEGRA210_AMX_RX_ENABLE,
|
|
};
|
|
|
|
struct tegra210_amx_soc_data {
|
|
bool is_auto_disable_supported;
|
|
const struct regmap_config *regmap_conf;
|
|
};
|
|
|
|
struct tegra210_amx {
|
|
struct regmap *regmap;
|
|
unsigned int map[TEGRA210_AMX_RAM_DEPTH];
|
|
unsigned int byte_mask[2];
|
|
int input_channels[TEGRA210_AMX_NUM_INPUTS];
|
|
int output_channels;
|
|
const struct tegra210_amx_soc_data *soc_data;
|
|
};
|
|
|
|
#endif
|