mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-24 10:11:26 +03:00
fe40005d9b
Following changes are pushed as part of this commit: - Update copyright signature as per new format. - Remove references to "_ALT_" in header macros. - Fix copyright year for I2S, DMIC, DSPK, ADMAIF and XBAR drivers. - Fix file name in source header for Machine Utility driver. Bug 2845498 Change-Id: I18b040a9d48a86a33f3ac6b6932d55e81d6414ac Signed-off-by: Sameer Pujar <spujar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-5.9/+/2354014 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: automaticguardword <automaticguardword@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Mohan Kumar D <mkumard@nvidia.com> Reviewed-by: Bitan Biswas <bbiswas@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
103 lines
3.3 KiB
C
103 lines
3.3 KiB
C
/*
|
|
* tegra210_ope.h - Definitions for Tegra210 OPE driver
|
|
*
|
|
* Copyright (c) 2014-2020 NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
#ifndef __TEGRA210_OPE_H__
|
|
#define __TEGRA210_OPE_H__
|
|
|
|
#include "tegra210_peq.h"
|
|
|
|
/* Register offsets from TEGRA210_OPE*_BASE */
|
|
/*
|
|
* OPE_AXBAR_RX registers are with respect to AXBAR.
|
|
* The data is coming from AXBAR to OPE for playback.
|
|
*/
|
|
#define TEGRA210_OPE_AXBAR_RX_STATUS 0xc
|
|
#define TEGRA210_OPE_AXBAR_RX_INT_STATUS 0x10
|
|
#define TEGRA210_OPE_AXBAR_RX_INT_MASK 0x14
|
|
#define TEGRA210_OPE_AXBAR_RX_INT_SET 0x18
|
|
#define TEGRA210_OPE_AXBAR_RX_INT_CLEAR 0x1c
|
|
#define TEGRA210_OPE_AXBAR_RX_CIF_CTRL 0x20
|
|
|
|
/*
|
|
* OPE_AXBAR_TX registers are with respect to AXBAR.
|
|
* The data is going out of OPE for playback.
|
|
*/
|
|
#define TEGRA210_OPE_AXBAR_TX_STATUS 0x4c
|
|
#define TEGRA210_OPE_AXBAR_TX_INT_STATUS 0x50
|
|
#define TEGRA210_OPE_AXBAR_TX_INT_MASK 0x54
|
|
#define TEGRA210_OPE_AXBAR_TX_INT_SET 0x58
|
|
#define TEGRA210_OPE_AXBAR_TX_INT_CLEAR 0x5c
|
|
#define TEGRA210_OPE_AXBAR_TX_CIF_CTRL 0x60
|
|
|
|
/* OPE Gloabal registers */
|
|
#define TEGRA210_OPE_ENABLE 0x80
|
|
#define TEGRA210_OPE_SOFT_RESET 0x84
|
|
#define TEGRA210_OPE_CG 0x88
|
|
#define TEGRA210_OPE_STATUS 0x8c
|
|
#define TEGRA210_OPE_INT_STATUS 0x90
|
|
#define TEGRA210_OPE_DIRECTION 0x94
|
|
|
|
/* Fields for TEGRA210_OPE_ENABLE */
|
|
#define TEGRA210_OPE_EN_SHIFT 0
|
|
#define TEGRA210_OPE_EN (1 << TEGRA210_OPE_EN_SHIFT)
|
|
|
|
/* Fields for TEGRA210_OPE_SOFT_RESET */
|
|
#define TEGRA210_OPE_SOFT_RESET_SHIFT 0
|
|
#define TEGRA210_OPE_SOFT_RESET_EN (1 << TEGRA210_OPE_SOFT_RESET_SHIFT)
|
|
|
|
/* Fields for TEGRA210_OPE_DIRECTION */
|
|
#define TEGRA210_OPE_DIRECTION_SHIFT 0
|
|
#define TEGRA210_OPE_DIRECTION_MASK (1 << TEGRA210_OPE_DIRECTION_SHIFT)
|
|
#define TEGRA210_OPE_DIRECTION_MBDRC_TO_PEQ (0 << TEGRA210_OPE_DIRECTION_SHIFT)
|
|
#define TEGRA210_OPE_DIRECTION_PEQ_TO_MBDRC (1 << TEGRA210_OPE_DIRECTION_SHIFT)
|
|
/* OPE register definitions end here */
|
|
|
|
#define TEGRA210_PEQ_IORESOURCE_MEM 1
|
|
#define TEGRA210_MBDRC_IORESOURCE_MEM 2
|
|
|
|
struct tegra210_ope {
|
|
struct regmap *regmap;
|
|
struct regmap *peq_regmap;
|
|
struct regmap *mbdrc_regmap;
|
|
u32 peq_biquad_gains[TEGRA210_PEQ_GAIN_PARAM_SIZE_PER_CH];
|
|
u32 peq_biquad_shifts[TEGRA210_PEQ_SHIFT_PARAM_SIZE_PER_CH];
|
|
};
|
|
|
|
extern int tegra210_peq_init(struct platform_device *pdev, int id);
|
|
extern int tegra210_peq_codec_init(struct snd_soc_component *cmpnt);
|
|
extern void tegra210_peq_restore(struct tegra210_ope *ope);
|
|
extern void tegra210_peq_save(struct tegra210_ope *ope);
|
|
extern int tegra210_mbdrc_init(struct platform_device *pdev, int id);
|
|
extern int tegra210_mbdrc_codec_init(struct snd_soc_component *cmpnt);
|
|
extern int tegra210_mbdrc_hw_params(struct snd_soc_component *cmpnt);
|
|
|
|
/* Extension of soc_bytes structure defined in sound/soc.h */
|
|
struct tegra_soc_bytes {
|
|
struct soc_bytes soc;
|
|
u32 shift; /* Used as offset for ahub ram related programing */
|
|
};
|
|
|
|
/* Utility structures for using mixer control of type snd_soc_bytes */
|
|
#define TEGRA_SOC_BYTES_EXT(xname, xbase, xregs, xshift, xmask, \
|
|
xhandler_get, xhandler_put, xinfo) \
|
|
{ \
|
|
.iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
|
|
.name = xname, \
|
|
.info = xinfo, \
|
|
.get = xhandler_get, \
|
|
.put = xhandler_put, \
|
|
.private_value = ((unsigned long)&(struct tegra_soc_bytes) \
|
|
{ \
|
|
.soc.base = xbase, \
|
|
.soc.num_regs = xregs, \
|
|
.soc.mask = xmask, \
|
|
.shift = xshift \
|
|
}) \
|
|
}
|
|
|
|
#endif
|