nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 10:34:43 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: do not compile some FIFO HALs for safety build

Browse Source 
A number of HALs for older chips are not needed for safety builds
and therefore are now removed with this patch.

JIRA NVGPU-3690

Change-Id: I2987188950dda78d7955584d223b568987001b13
Signed-off-by: Nicolas Benech <nbenech@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2161381
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Nicolas Benech
2019-07-25 13:12:49 -04:00
committed by mobile promotions
parent 3b4cf653c0
commit 0e2a6ac44c
2 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/gpu/nvgpu/Makefile
View File

@@ -254,7 +254,6 @@ nvgpu-y += \
hal/fifo/fifo_tu104.o \
hal/fifo/preempt_gk20a.o \
hal/fifo/usermode_tu104.o \
hal/fifo/pbdma_gp10b.o \
hal/fifo/pbdma_tu104.o \
hal/fifo/ramfc_gk20a.o \
hal/fifo/ramfc_gp10b.o \
@@ -275,9 +274,6 @@ nvgpu-y += \
hal/fifo/userd_gv11b.o \
hal/fifo/fifo_intr_gk20a.o \
hal/fifo/fifo_intr_gv100.o \
hal/fifo/mmu_fault_gk20a.o \
hal/fifo/mmu_fault_gm20b.o \
hal/fifo/mmu_fault_gp10b.o \
hal/fifo/ctxsw_timeout_gk20a.o \
hal/netlist/netlist_gp10b.o \
hal/netlist/netlist_gv100.o \
@@ -666,6 +662,10 @@ nvgpu-$(CONFIG_NVGPU_HAL_NON_FUSA) += \
hal/fifo/engine_status_gm20b.o \
hal/fifo/engines_gm20b.o \
hal/fifo/pbdma_gm20b.o \
hal/fifo/pbdma_gp10b.o \
hal/fifo/mmu_fault_gk20a.o \
hal/fifo/mmu_fault_gm20b.o \
hal/fifo/mmu_fault_gp10b.o \
hal/gr/config/gr_config_gm20b.o \
hal/gr/ctxsw_prog/ctxsw_prog_gm20b.o \
hal/gr/ctxsw_prog/ctxsw_prog_gm20b_dbg.o \

4
drivers/gpu/nvgpu/Makefile.sources
View File

@@ -151,9 +151,7 @@ srcs += common/utils/enabled.c \
hal/fifo/runlist_fifo_gk20a.c \
hal/fifo/runlist_fifo_gv11b.c \
hal/fifo/runlist_ram_gk20a.c \
hal/fifo/pbdma_gp10b.c \
hal/fifo/userd_gk20a.c \
hal/fifo/mmu_fault_gp10b.c \
hal/sync/syncpt_cmdbuf_gv11b.c
# Source files below are functionaly safe (FuSa) and must always be included.
@@ -294,6 +292,7 @@ srcs += hal/init/hal_gp10b.c \
hal/fifo/preempt_gk20a.c \
hal/fifo/engines_gm20b.c \
hal/fifo/pbdma_gm20b.c \
hal/fifo/pbdma_gp10b.c \
hal/fifo/engine_status_gm20b.c \
hal/fifo/ramfc_gk20a.c \
hal/fifo/ramfc_gp10b.c \
@@ -304,6 +303,7 @@ srcs += hal/init/hal_gp10b.c \
hal/fifo/fifo_intr_gk20a.c \
hal/fifo/mmu_fault_gk20a.c \
hal/fifo/mmu_fault_gm20b.c \
hal/fifo/mmu_fault_gp10b.c \
hal/fifo/ctxsw_timeout_gk20a.c \
hal/netlist/netlist_gm20b.c \
hal/netlist/netlist_gp10b.c \