nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 18:16:01 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: add GPCCLK on ioctl API

Browse Source 
Internally we use GPC2CLK in the arbiter, but we should expose
GPCCLK on kernel API and in user space. Added GPCCLK on the ioctl
API. Arbiter uses GPC2CLK to make queries, then converts to GPCCLK.

Jira DNVGPU-210

Change-Id: Id0b8134d0505c1f9bfd655a08e902bdcd03ebd96
Signed-off-by: Thomas Fleury <tfleury@nvidia.com>
Reviewed-on: http://git-master/r/1280316
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
This commit is contained in:
Thomas Fleury
2017-01-04 11:31:26 -08:00
committed by mobile promotions
parent b7ad7016d4
commit 18a5111380
2 changed files with 62 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

61
drivers/gpu/nvgpu/clk/clk_arb.c
View File

@@ -1,5 +1,5 @@
/*
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
* Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
@@ -1191,6 +1191,10 @@ int nvgpu_clk_arb_set_session_target_mhz(struct nvgpu_clk_session *session,
dev->mclk_target_mhz = target_mhz;
break;
case NVGPU_GPU_CLK_DOMAIN_GPCCLK:
dev->gpc2clk_target_mhz = target_mhz * 2ULL;
break;
case NVGPU_GPU_CLK_DOMAIN_GPC2CLK:
dev->gpc2clk_target_mhz = target_mhz;
break;
@@ -1220,6 +1224,10 @@ int nvgpu_clk_arb_get_session_target_mhz(struct nvgpu_clk_session *session,
*freq_mhz = target->mclk;
break;
case NVGPU_GPU_CLK_DOMAIN_GPCCLK:
*freq_mhz = target->gpc2clk / 2ULL;
break;
case NVGPU_GPU_CLK_DOMAIN_GPC2CLK:
*freq_mhz = target->gpc2clk;
break;
@@ -1249,6 +1257,10 @@ int nvgpu_clk_arb_get_arbiter_actual_mhz(struct gk20a *g,
*freq_mhz = actual->mclk;
break;
case NVGPU_GPU_CLK_DOMAIN_GPCCLK:
*freq_mhz = actual->gpc2clk / 2ULL;
break;
case NVGPU_GPU_CLK_DOMAIN_GPC2CLK:
*freq_mhz = actual->gpc2clk;
break;
@@ -1264,27 +1276,64 @@ int nvgpu_clk_arb_get_arbiter_actual_mhz(struct gk20a *g,
int nvgpu_clk_arb_get_arbiter_effective_mhz(struct gk20a *g,
u32 api_domain, u16 *freq_mhz)
{
*freq_mhz = g->ops.clk.get_rate(g, api_domain);
if (api_domain == NVGPU_GPU_CLK_DOMAIN_GPCCLK)
*freq_mhz = g->ops.clk.get_rate(g,
NVGPU_GPU_CLK_DOMAIN_GPC2CLK) / 2;
else
*freq_mhz = g->ops.clk.get_rate(g, api_domain);
return 0;
}
int nvgpu_clk_arb_get_arbiter_clk_range(struct gk20a *g, u32 api_domain,
u16 *min_mhz, u16 *max_mhz)
{
return g->ops.clk_arb.get_arbiter_clk_range(g, api_domain,
int ret;
if (api_domain == NVGPU_GPU_CLK_DOMAIN_GPCCLK) {
ret = g->ops.clk_arb.get_arbiter_clk_range(g,
NVGPU_GPU_CLK_DOMAIN_GPC2CLK,
min_mhz, max_mhz);
if (!ret) {
*min_mhz /= 2;
*max_mhz /= 2;
}
} else {
ret = g->ops.clk_arb.get_arbiter_clk_range(g, api_domain,
min_mhz, max_mhz);
}
return ret;
}
u32 nvgpu_clk_arb_get_arbiter_clk_domains(struct gk20a *g)
{
return g->ops.clk_arb.get_arbiter_clk_domains(g);
u32 clk_domains = g->ops.clk_arb.get_arbiter_clk_domains(g);
if (clk_domains & CTRL_CLK_DOMAIN_GPC2CLK)
clk_domains |= CTRL_CLK_DOMAIN_GPCCLK;
return clk_domains;
}
int nvgpu_clk_arb_get_arbiter_clk_f_points(struct gk20a *g,
u32 api_domain, u32 *max_points, u16 *fpoints)
{
return (int)clk_domain_get_f_points(g, api_domain, max_points, fpoints);
int err;
u32 i;
if (api_domain == NVGPU_GPU_CLK_DOMAIN_GPCCLK) {
err = clk_domain_get_f_points(g, NVGPU_GPU_CLK_DOMAIN_GPC2CLK,
max_points, fpoints);
if (err || !fpoints)
return err;
for (i = 0; i < *max_points; i++)
fpoints[i] /= 2;
} else {
err = clk_domain_get_f_points(g, api_domain,
max_points, fpoints);
}
return err;
}
static u8 nvgpu_clk_arb_find_vf_point(struct nvgpu_clk_arb *arb,

8
include/uapi/linux/nvgpu.h
View File

@@ -1,7 +1,7 @@
/*
* NVGPU Public Interface Header
*
* Copyright (c) 2011-2016, NVIDIA CORPORATION. All rights reserved.
* Copyright (c) 2011-2017, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
@@ -536,7 +536,13 @@ struct nvgpu_gpu_alloc_vidmem_args {
};
};
/* Main graphics core clock */
#define NVGPU_GPU_CLK_DOMAIN_GPCCLK (0x10000000)
/* Memory clock */
#define NVGPU_GPU_CLK_DOMAIN_MCLK (0x00000010)
/* Main graphics core clock x 2
* deprecated, use NVGPU_GPU_CLK_DOMAIN_GPCCLK instead
*/
#define NVGPU_GPU_CLK_DOMAIN_GPC2CLK (0x00010000)
struct nvgpu_gpu_clk_range {