nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-22 09:12:24 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: remove call to invalidate tlb

Browse Source 
Guest doesn't explicitly send command to the RM server
to invalidate tlb which is done implicitly when mapping
or unmapping buffer. Remove support for this call.

Bug 1665111

Change-Id: Icf2edae7feffa35b1dbf87c227b3e98b506e6519
Signed-off-by: Aparna Das <aparnad@nvidia.com>
Reviewed-on: http://git-master/r/1287728
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Aparna Das
2017-01-18 14:11:38 -08:00
committed by mobile promotions
parent e7a0c0ae8b
commit 28b0d6cfa8
2 changed files with 2 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
drivers/gpu/nvgpu/vgpu/mm_vgpu.c
View File

@@ -497,18 +497,10 @@ static void vgpu_mm_l2_flush(struct gk20a *g, bool invalidate)
static void vgpu_mm_tlb_invalidate(struct vm_gk20a *vm) static void vgpu_mm_tlb_invalidate(struct vm_gk20a *vm)
{ {
struct gk20a *g = gk20a_from_vm(vm);
struct tegra_vgpu_cmd_msg msg;
struct tegra_vgpu_as_invalidate_params *p = &msg.params.as_invalidate;
int err;
gk20a_dbg_fn(""); gk20a_dbg_fn("");
msg.cmd = TEGRA_VGPU_CMD_AS_INVALIDATE; gk20a_err(dev_from_vm(vm), "%s: call to RM server not supported",
msg.handle = vgpu_get_handle(g); __func__);
p->handle = vm->handle;
err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
WARN_ON(err || msg.ret);
} }
static void vgpu_mm_mmu_set_debug_mode(struct gk20a *g, bool enable) static void vgpu_mm_mmu_set_debug_mode(struct gk20a *g, bool enable)

6
include/linux/tegra_vgpu.h
View File

@@ -48,7 +48,6 @@ enum {
TEGRA_VGPU_CMD_AS_FREE_SHARE = 9, TEGRA_VGPU_CMD_AS_FREE_SHARE = 9,
TEGRA_VGPU_CMD_AS_MAP = 10, TEGRA_VGPU_CMD_AS_MAP = 10,
TEGRA_VGPU_CMD_AS_UNMAP = 11, TEGRA_VGPU_CMD_AS_UNMAP = 11,
TEGRA_VGPU_CMD_AS_INVALIDATE = 12,
TEGRA_VGPU_CMD_CHANNEL_BIND = 13, TEGRA_VGPU_CMD_CHANNEL_BIND = 13,
TEGRA_VGPU_CMD_CHANNEL_UNBIND = 14, TEGRA_VGPU_CMD_CHANNEL_UNBIND = 14,
TEGRA_VGPU_CMD_CHANNEL_DISABLE = 15, TEGRA_VGPU_CMD_CHANNEL_DISABLE = 15,
@@ -193,10 +192,6 @@ struct tegra_vgpu_mem_desc {
u64 length; u64 length;
}; };
struct tegra_vgpu_as_invalidate_params {
u64 handle;
};
struct tegra_vgpu_channel_config_params { struct tegra_vgpu_channel_config_params {
u64 handle; u64 handle;
}; };
@@ -471,7 +466,6 @@ struct tegra_vgpu_cmd_msg {
struct tegra_vgpu_as_bind_share_params as_bind_share; struct tegra_vgpu_as_bind_share_params as_bind_share;
struct tegra_vgpu_as_map_params as_map; struct tegra_vgpu_as_map_params as_map;
struct tegra_vgpu_as_map_ex_params as_map_ex; struct tegra_vgpu_as_map_ex_params as_map_ex;
struct tegra_vgpu_as_invalidate_params as_invalidate;
struct tegra_vgpu_channel_config_params channel_config; struct tegra_vgpu_channel_config_params channel_config;
struct tegra_vgpu_ramfc_params ramfc; struct tegra_vgpu_ramfc_params ramfc;
struct tegra_vgpu_ch_ctx_params ch_ctx; struct tegra_vgpu_ch_ctx_params ch_ctx;