nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 09:57:08 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: Re-factor GM20b clk_program_gpc_pll()

Browse Source 
Passed pll structure to GM20b clk_program_gpc_pll() function instead
of enclosing clock structure.

Change-Id: I81a3a3c03365f4b6997c17894c5210ebdadcbca6
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/488023
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Tested-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
This commit is contained in:
Alex Frid
2014-08-24 00:10:57 -07:00
committed by Dan Willemsen
parent c3d31210f8
commit 4b02dea47d
1 changed files with 17 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
drivers/gpu/nvgpu/gm20b/clk_gm20b.c
View File

@@ -367,7 +367,7 @@ pll_locked:
return 0;
}
static int clk_program_gpc_pll(struct gk20a *g, struct clk_gk20a *clk,
static int clk_program_gpc_pll(struct gk20a *g, struct pll *gpll_new,
int allow_slide)
{
#if PLDIV_GLITCHLESS
@@ -394,11 +394,11 @@ static int clk_program_gpc_pll(struct gk20a *g, struct clk_gk20a *clk,
cfg = gk20a_readl(g, trim_sys_gpcpll_cfg_r());
can_slide = allow_slide && trim_sys_gpcpll_cfg_enable_v(cfg);
if (can_slide && (clk->gpc_pll.M == m) && (clk->gpc_pll.PL == pl))
return clk_slide_gpc_pll(g, clk->gpc_pll.N);
if (can_slide && (gpll_new->M == m) && (gpll_new->PL == pl))
return clk_slide_gpc_pll(g, gpll_new->N);
/* slide down to NDIV_LO */
nlo = DIV_ROUND_UP(m * gpc_pll_params.min_vco, clk->gpc_pll.clk_in);
nlo = DIV_ROUND_UP(m * gpc_pll_params.min_vco, gpll_new->clk_in);
if (can_slide) {
int ret = clk_slide_gpc_pll(g, nlo);
if (ret)
@@ -410,9 +410,9 @@ static int clk_program_gpc_pll(struct gk20a *g, struct clk_gk20a *clk,
* Limit either FO-to-FO (path A below) or FO-to-bypass (path B below)
* jump to min_vco/2 by setting post divider >= 1:2.
*/
skip_bypass = can_slide && (clk->gpc_pll.M == m);
skip_bypass = can_slide && (gpll_new->M == m);
coeff = gk20a_readl(g, trim_sys_gpcpll_coeff_r());
if ((skip_bypass && (clk->gpc_pll.PL < 2)) || (pl < 2)) {
if ((skip_bypass && (gpll_new->PL < 2)) || (pl < 2)) {
if (pl != 2) {
coeff = set_field(coeff,
trim_sys_gpcpll_coeff_pldiv_m(),
@@ -443,16 +443,16 @@ static int clk_program_gpc_pll(struct gk20a *g, struct clk_gk20a *clk,
* is effectively NOP). PL is preserved (not set to target) of post
* divider is glitchless. Otherwise it is at PL target.
*/
m = clk->gpc_pll.M;
nlo = DIV_ROUND_UP(m * gpc_pll_params.min_vco, clk->gpc_pll.clk_in);
n = allow_slide ? nlo : clk->gpc_pll.N;
m = gpll_new->M;
nlo = DIV_ROUND_UP(m * gpc_pll_params.min_vco, gpll_new->clk_in);
n = allow_slide ? nlo : gpll_new->N;
#if PLDIV_GLITCHLESS
pl = (clk->gpc_pll.PL < 2) ? 2 : clk->gpc_pll.PL;
pl = (gpll_new->PL < 2) ? 2 : gpll_new->PL;
#else
pl = clk->gpc_pll.PL;
pl = gpll_new->PL;
#endif
clk_lock_gpc_pll_under_bypass(g, m, n, pl);
clk->gpc_pll.enabled = true;
gpll_new->enabled = true;
#if PLDIV_GLITCHLESS
coeff = gk20a_readl(g, trim_sys_gpcpll_coeff_r());
@@ -460,9 +460,9 @@ static int clk_program_gpc_pll(struct gk20a *g, struct clk_gk20a *clk,
set_pldiv:
/* coeff must be current from either path A or B */
if (trim_sys_gpcpll_coeff_pldiv_v(coeff) != clk->gpc_pll.PL) {
if (trim_sys_gpcpll_coeff_pldiv_v(coeff) != gpll_new->PL) {
coeff = set_field(coeff, trim_sys_gpcpll_coeff_pldiv_m(),
trim_sys_gpcpll_coeff_pldiv_f(clk->gpc_pll.PL));
trim_sys_gpcpll_coeff_pldiv_f(gpll_new->PL));
gk20a_writel(g, trim_sys_gpcpll_coeff_r(), coeff);
}
#else
@@ -474,7 +474,7 @@ set_pldiv:
gk20a_writel(g, trim_sys_gpc2clk_out_r(), data);
#endif
/* slide up to target NDIV */
return clk_slide_gpc_pll(g, clk->gpc_pll.N);
return clk_slide_gpc_pll(g, gpll_new->N);
}
static int clk_disable_gpcpll(struct gk20a *g, int allow_slide)
@@ -656,9 +656,9 @@ static int set_pll_freq(struct gk20a *g, u32 freq, u32 old_freq)
/* change frequency only if power is on */
if (g->clk.clk_hw_on) {
err = clk_program_gpc_pll(g, clk, 1);
err = clk_program_gpc_pll(g, &clk->gpc_pll, 1);
if (err)
err = clk_program_gpc_pll(g, clk, 0);
err = clk_program_gpc_pll(g, &clk->gpc_pll, 0);
}
/* Just report error but not restore PLL since dvfs could already change