mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
gpu: nvgpu: Add poweron voltage to clock structure
Added GPCPLL poweron voltage field to GPU clock structure. Initialized it differently for GPCPLL revisions B1 and C1. Bug 1924194 Change-Id: Ide7a08445afd3ab9aea21f75871b750f45c02c99 Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/1481263 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: Bo Yan <byan@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
2c822a6388
commit
4d7711b076
@@ -96,6 +96,7 @@ struct clk_gk20a {
|
||||
bool sw_ready;
|
||||
bool clk_hw_on;
|
||||
bool debugfs_set;
|
||||
int pll_poweron_uv;
|
||||
};
|
||||
|
||||
#if defined(CONFIG_COMMON_CLK)
|
||||
|
||||
Reference in New Issue
Block a user