mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
gpu: nvgpu: unit: more traceability for fifo
Add/fix 'Targets:' statements for: - nvgpu_engine_status_get_ctx_id_type - nvgpu_engine_status_get_next_ctx_id_type - gm20b_pbdma_reset_method - gm20b_pbdma_restartable_0_intr_descs - gm20b_pbdma_disable_and_clear_all_intr - gm20b_pbdma_clear_all_intr - gm20b_pbdma_get_fc_target - nvgpu_bug_exit - nvgpu_bug_cb_from_node Jira NVGPU-4890 Change-Id: I984542aa7daace85843fe6858d7c27b310046b28 Signed-off-by: Thomas Fleury <tfleury@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2284481 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
Alex Waterman
parent
2cfdc783e5
commit
75175d8081
@@ -1,5 +1,5 @@
|
|||||||
/*
|
/*
|
||||||
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
* Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved.
|
||||||
*
|
*
|
||||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||||
* copy of this software and associated documentation files (the "Software"),
|
* copy of this software and associated documentation files (the "Software"),
|
||||||
@@ -43,13 +43,15 @@ struct gk20a;
|
|||||||
* Test Type: Feature based
|
* Test Type: Feature based
|
||||||
*
|
*
|
||||||
* Targets: nvgpu_engine_status_is_ctxsw_switch,
|
* Targets: nvgpu_engine_status_is_ctxsw_switch,
|
||||||
* nvgpu_engine_status_is_ctxsw_load,
|
* nvgpu_engine_status_is_ctxsw_load,
|
||||||
* nvgpu_engine_status_is_ctxsw_save,
|
* nvgpu_engine_status_is_ctxsw_save,
|
||||||
* nvgpu_engine_status_is_ctxsw,
|
* nvgpu_engine_status_is_ctxsw,
|
||||||
* nvgpu_engine_status_is_ctxsw_invalid,
|
* nvgpu_engine_status_is_ctxsw_invalid,
|
||||||
* nvgpu_engine_status_is_ctxsw_valid,
|
* nvgpu_engine_status_is_ctxsw_valid,
|
||||||
* nvgpu_engine_status_is_ctx_type_tsg,
|
* nvgpu_engine_status_is_ctx_type_tsg,
|
||||||
* nvgpu_engine_status_is_next_ctx_type_tsg
|
* nvgpu_engine_status_is_next_ctx_type_tsg,
|
||||||
|
* nvgpu_engine_status_get_ctx_id_type,
|
||||||
|
* nvgpu_engine_status_get_next_ctx_id_type
|
||||||
*
|
*
|
||||||
* Input: None
|
* Input: None
|
||||||
*
|
*
|
||||||
|
|||||||
@@ -99,7 +99,8 @@ int test_gm20b_pbdma_handle_intr(struct unit_module *m,
|
|||||||
* Test Type: Feature
|
* Test Type: Feature
|
||||||
*
|
*
|
||||||
* Targets: gops_pbdma.handle_intr_0, gm20b_pbdma_handle_intr_0,
|
* Targets: gops_pbdma.handle_intr_0, gm20b_pbdma_handle_intr_0,
|
||||||
* gops_pbdma.reset_header, gm20b_pbdma_reset_header
|
* gops_pbdma.reset_header, gm20b_pbdma_reset_header,
|
||||||
|
* gm20b_pbdma_reset_method
|
||||||
*
|
*
|
||||||
* Input: test_fifo_init_support() run for this GPU
|
* Input: test_fifo_init_support() run for this GPU
|
||||||
*
|
*
|
||||||
@@ -157,8 +158,8 @@ int test_gm20b_pbdma_read_data(struct unit_module *m,
|
|||||||
*
|
*
|
||||||
* Targets: gops_pbdma.device_fatal_0_intr_descs,
|
* Targets: gops_pbdma.device_fatal_0_intr_descs,
|
||||||
* gm20b_pbdma_device_fatal_0_intr_descs,
|
* gm20b_pbdma_device_fatal_0_intr_descs,
|
||||||
* gops_pbdma.restartable_0_intr_descs
|
* gops_pbdma.restartable_0_intr_descs,
|
||||||
* gm20b_pbdma_restartable_0_intr_descs.
|
* gm20b_pbdma_restartable_0_intr_descs
|
||||||
*
|
*
|
||||||
* Input: test_fifo_init_support() run for this GPU
|
* Input: test_fifo_init_support() run for this GPU
|
||||||
*
|
*
|
||||||
|
|||||||
@@ -61,7 +61,9 @@ int test_gv11b_pbdma_setup_hw(struct unit_module *m,
|
|||||||
*
|
*
|
||||||
* Test Type: Feature
|
* Test Type: Feature
|
||||||
*
|
*
|
||||||
* Targets: gops_pbdma.intr_enable, gv11b_pbdma_intr_enable
|
* Targets: gops_pbdma.intr_enable, gv11b_pbdma_intr_enable,
|
||||||
|
* gm20b_pbdma_disable_and_clear_all_intr,
|
||||||
|
* gm20b_pbdma_clear_all_intr
|
||||||
*
|
*
|
||||||
* Input: test_fifo_init_support() run for this GPU
|
* Input: test_fifo_init_support() run for this GPU
|
||||||
*
|
*
|
||||||
@@ -167,7 +169,8 @@ int test_gv11b_pbdma_intr_descs(struct unit_module *m,
|
|||||||
* Test Type: Feature
|
* Test Type: Feature
|
||||||
*
|
*
|
||||||
* Targets: gops_pbdma.get_fc_pb_header, gv11b_pbdma_get_fc_pb_header,
|
* Targets: gops_pbdma.get_fc_pb_header, gv11b_pbdma_get_fc_pb_header,
|
||||||
* gops_pbdma.get_fc_target, gv11b_pbdma_get_fc_target
|
* gops_pbdma.get_fc_target, gv11b_pbdma_get_fc_target,
|
||||||
|
* gm20b_pbdma_get_fc_target
|
||||||
*
|
*
|
||||||
* Input: test_fifo_init_support() run for this GPU
|
* Input: test_fifo_init_support() run for this GPU
|
||||||
*
|
*
|
||||||
|
|||||||
@@ -307,7 +307,8 @@ int test_poweroff(struct unit_module *m, struct gk20a *g, void *args);
|
|||||||
* Test Type: Feature
|
* Test Type: Feature
|
||||||
*
|
*
|
||||||
* Targets: nvgpu_sw_quiesce_init_support, nvgpu_sw_quiesce_remove_support,
|
* Targets: nvgpu_sw_quiesce_init_support, nvgpu_sw_quiesce_remove_support,
|
||||||
* nvgpu_sw_quiesce_thread, nvgpu_sw_quiesce, nvgpu_sw_quiesce_bug_cb
|
* nvgpu_sw_quiesce_thread, nvgpu_sw_quiesce, nvgpu_sw_quiesce_bug_cb,
|
||||||
|
* nvgpu_bug_exit
|
||||||
*
|
*
|
||||||
* Input:
|
* Input:
|
||||||
* - test_setup_env() must be called before.
|
* - test_setup_env() must be called before.
|
||||||
|
|||||||
@@ -67,7 +67,8 @@ int test_expect_bug(struct unit_module *m, struct gk20a *g, void *args);
|
|||||||
*
|
*
|
||||||
* Test Type: Feature
|
* Test Type: Feature
|
||||||
*
|
*
|
||||||
* Targets: nvgpu_bug_register_cb, nvgpu_bug_unregister_cb
|
* Targets: nvgpu_bug_register_cb, nvgpu_bug_unregister_cb,
|
||||||
|
* nvgpu_bug_cb_from_node
|
||||||
*
|
*
|
||||||
* Inputs: None
|
* Inputs: None
|
||||||
*
|
*
|
||||||
|
|||||||
Reference in New Issue
Block a user