gpu: nvgpu: SWUTS: clean up test types

Apply the following changes to test types:
* "Init" --> "Other (setup)"
* "Coverage" --> Removed since it's implied for all tests
* "Feature based" --> "Feature"
* "Boundary Value analysis" and "Boundary values based" --> "Boundary values"
* "Error guessing based" --> "Error guessing"

JIRA NVGPU-3510

Change-Id: I3a9c0c59e6ad806f3479caa5e9a62f4d89f76923
Signed-off-by: Nicolas Benech <nbenech@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2265670
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Nicolas Benech
2019-12-19 11:14:53 -05:00
committed by Alex Waterman
parent 7dd618980a
commit b682091b13
79 changed files with 376 additions and 376 deletions

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gk20a_channel_enable
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -57,7 +57,7 @@ int test_gk20a_channel_enable(struct unit_module *m,
*
* Description: Branch coverage for gk20a_channel_disable
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -76,7 +76,7 @@ int test_gk20a_channel_disable(struct unit_module *m,
*
* Description: Branch coverage for gk20a_channel_read_state
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Bind channel to HW
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_channel_bind
*
@@ -64,7 +64,7 @@ int test_gm20b_channel_bind(struct unit_module *m,
*
* Description: Force reload of channel context
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_channel_force_ctx_reload
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gv11b_channel_unbind
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -61,7 +61,7 @@ int test_gv11b_channel_unbind(struct unit_module *m,
*
* Description: Branch coverage for gv11b_channel_count
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -78,7 +78,7 @@ int test_gv11b_channel_count(struct unit_module *m,
*
* Description: Branch coverage for gv11b_channel_read_state
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -100,7 +100,7 @@ int test_gv11b_channel_read_state(struct unit_module *m,
*
* Description: Branch coverage for gv11b_channel_reset_faulted
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -121,7 +121,7 @@ int test_gv11b_channel_reset_faulted(struct unit_module *m,
*
* Description: Branch coverage for gv11b_channel_debug_dump
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -40,7 +40,7 @@ struct gk20a;
*
* Description: Branch coverage for nvgpu_channel_setup/cleanup_sw.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: None
*
@@ -61,7 +61,7 @@ int test_channel_setup_sw(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_channel_open_new.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -99,7 +99,7 @@ int test_channel_open(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_channel_close/kill.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -130,7 +130,7 @@ int test_channel_close(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_channel_setup_bind.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -167,7 +167,7 @@ int test_channel_setup_bind(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_channel_alloc_inst.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -193,7 +193,7 @@ int test_channel_alloc_inst(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_channel_refch_from_inst_ptr.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -216,7 +216,7 @@ int test_channel_from_inst(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_channel_enable/disable_tsg.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gm20b_read_engine_status_info
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support has run.
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gp10b_engine_init_ce_info
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support has run..
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gv100_read_engine_status_info
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -57,7 +57,7 @@ int test_gv100_read_engine_status_info(struct unit_module *m,
*
* Description: Branch coverage for gv100_dump_engine_status
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gv11b_is_fault_engine_subid_gpc
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -40,7 +40,7 @@ struct gk20a;
*
* Description: Branch coverage for nvgpu_channel_setup/cleanup_sw.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: None
*
@@ -61,7 +61,7 @@ int test_engine_setup_sw(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_engine_init_info
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support must have run.
*
@@ -86,7 +86,7 @@ int test_engine_init_info(struct unit_module *m,
* nvgpu_engine_check_valid_id and
* nvgpu_engine_get_gr_id
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support must have run.
*
@@ -110,7 +110,7 @@ int test_engine_ids(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_engine_get_active_eng_info
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_engine_ids must have run.
*
@@ -132,7 +132,7 @@ int test_engine_get_active_eng_info(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_engine_enum_from_type
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_engine_ids must have run.
*
@@ -155,7 +155,7 @@ int test_engine_enum_from_type(struct unit_module *m,
*
* Description: Engine interrupt masks
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_gr_engine_interrupt_mask, nvgpu_ce_engine_interrupt_mask,
* nvgpu_engine_act_interrupt_mask, nvgpu_engine_get_all_ce_reset_mask

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Init PBDMA to runlists map
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_fifo_init_pbdma_map
*
@@ -60,7 +60,7 @@ int test_gk20a_init_pbdma_map(struct unit_module *m,
*
* Description: Init PBDMA to runlists map
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_fifo_get_runlist_timeslice, gk20a_fifo_get_pb_timeslice
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Enable/disable non-stalling interrupts
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_fifo_intr_1_enable
*
@@ -61,7 +61,7 @@ int test_gk20a_fifo_intr_1_enable(struct unit_module *m,
*
* Description: Non-stalling interrupt service routine
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_fifo_intr_1_isr
*
@@ -83,7 +83,7 @@ int test_gk20a_fifo_intr_1_isr(struct unit_module *m,
*
* Description: Non-stalling interrupt service routine
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_fifo_intr_handle_chsw_error
*
@@ -108,7 +108,7 @@ int test_gk20a_fifo_intr_handle_chsw_error(struct unit_module *m,
*
* Description: Non-stalling interrupt service routine
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_fifo_intr_handle_runlist_event
*
@@ -131,7 +131,7 @@ int test_gk20a_fifo_intr_handle_runlist_event(struct unit_module *m,
*
* Description: PBDMA interrupt service routine
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_fifo_pbdma_isr
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Reset and enable HW
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_init_fifo_reset_enable_hw, gv11b_init_fifo_setup_hw
*
@@ -61,7 +61,7 @@ int test_gv11b_fifo_init_hw(struct unit_module *m,
*
* Description: Get PBDMA id from MMU fault
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_fifo_mmu_fault_id_to_pbdma_id
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Enable stalling interrupts
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_fifo_intr_0_enable
*
@@ -67,7 +67,7 @@ int test_gv11b_fifo_intr_0_enable(struct unit_module *m,
*
* Description: Handle scheduling error
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_fifo_handle_sched_error
*
@@ -90,7 +90,7 @@ int test_gv11b_fifo_handle_sched_error(struct unit_module *m,
*
* Description: Stalling interrupt handler
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_fifo_intr_0_isr
*
@@ -116,7 +116,7 @@ int test_gv11b_fifo_intr_0_isr(struct unit_module *m,
*
* Description: Set/unset recovery mask
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_fifo_intr_set_recover_mask, gv11b_fifo_intr_unset_recover_mask
*

View File

@@ -46,7 +46,7 @@
*
* Description: The FIFO unit shall initialize all sub-units.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: None
*
@@ -77,7 +77,7 @@ int test_fifo_init_support(struct unit_module *m,
*
* Description: The FIFO unit shall de-initialize all sub-units.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() called for this GPU.
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for PBDMA acquire timeout.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_acquire_val
*
@@ -66,7 +66,7 @@ int test_gm20b_pbdma_acquire_val(struct unit_module *m,
*
* Targets: gm20b_pbdma_handle_intr
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -94,7 +94,7 @@ int test_gm20b_pbdma_handle_intr(struct unit_module *m,
*
* Description: Branch coverage for PBDMA stalling interrupt handler
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_handle_intr_0, gm20b_pbdma_reset_header
*
@@ -127,7 +127,7 @@ int test_gm20b_pbdma_handle_intr_0(struct unit_module *m,
*
* Description: Branch coverage for reading PBDMA header shadow.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_read_data
*
@@ -148,7 +148,7 @@ int test_gm20b_pbdma_read_data(struct unit_module *m,
*
* Description: Branch coverage for interrupt descriptors.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_device_fatal_0_intr_descs,
* gm20b_pbdma_restartable_0_intr_descs.
@@ -171,7 +171,7 @@ int test_gm20b_pbdma_intr_descs(struct unit_module *m,
*
* Description: Format a GPFIFO entry.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_format_gpfifo_entry
*
@@ -193,7 +193,7 @@ int test_gm20b_pbdma_format_gpfifo_entry(struct unit_module *m,
*
* Description: Branch coverage for GPFIFO base.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_get_gp_base, test_gm20b_pbdma_get_gp_base_hi
*
@@ -217,7 +217,7 @@ int test_gm20b_pbdma_get_gp_base(struct unit_module *m,
*
* Description: Check RAMFC wrappers for instance block init
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_get_fc_subdevice
*
@@ -257,7 +257,7 @@ int test_gm20b_pbdma_get_ctrl_hce_priv_mode_yes(struct unit_module *m,
*
* Description: Check USERD HALs for instance block init
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gm20b_pbdma_get_userd_addr, gm20b_pbdma_get_userd_hi_addr,
* gm20b_pbdma_get_userd_aperture_mask

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Get RAMFC setting for PBDMA signature
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gp10b_pbdma_get_signature
*
@@ -58,7 +58,7 @@ int test_gp10b_pbdma_get_signature(struct unit_module *m,
*
* Description: Get RAMFC setting for runlist timeslice
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gp10b_pbdma_get_fc_runlist_timeslice
*
@@ -79,7 +79,7 @@ int test_gp10b_pbdma_get_fc_runlist_timeslice(struct unit_module *m,
*
* Description: Get RAMFC setting for privileged channel
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gp10b_pbdma_get_config_auth_level_privileged
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: PBDMA H/W initialization.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_pbdma_setup_hw
*
@@ -59,7 +59,7 @@ int test_gv11b_pbdma_setup_hw(struct unit_module *m,
*
* Description: PBDMA interrupt enabling/disabling.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: test_gv11b_pbdma_intr_enable
*
@@ -94,7 +94,7 @@ int test_gv11b_pbdma_intr_enable(struct unit_module *m,
*
* Description: Interrupt handling for pbdma_intr_0
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_pbdma_handle_intr_0
*
@@ -119,7 +119,7 @@ int test_gv11b_pbdma_handle_intr_0(struct unit_module *m,
*
* Description: Interrupt handling for pbdma_intr_1
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_pbdma_handle_intr_1
*
@@ -143,7 +143,7 @@ int test_gv11b_pbdma_handle_intr_1(struct unit_module *m,
*
* Description: Fatal channel interrupt mask
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_pbdma_channel_fatal_0_intr_descs.
*
@@ -163,7 +163,7 @@ int test_gv11b_pbdma_intr_descs(struct unit_module *m,
*
* Description: Get settings to program RAMFC.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_pbdma_get_fc_pb_header, gv11b_pbdma_get_fc_target
*
@@ -185,7 +185,7 @@ int test_gv11b_pbdma_get_fc(struct unit_module *m,
*
* Description: PBDMA sub-context id (aka veid)
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_pbdma_set_channel_info_veid
*
@@ -205,7 +205,7 @@ int test_gv11b_pbdma_set_channel_info_veid(struct unit_module *m,
*
* Description: USERD writeback enable
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_pbdma_config_userd_writeback_enable
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for nvgpu_pbdma_setup/cleanup_sw
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: none.
*
@@ -64,7 +64,7 @@ int test_pbdma_setup_sw(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_pbdma_find_for_runlist
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU.
*
@@ -86,7 +86,7 @@ int test_pbdma_find_for_runlist(struct unit_module *m,
*
* Description: Branch coverage for nvgpu_pbdma_status_* functions.
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU.
*

View File

@@ -37,7 +37,7 @@ struct gk20a;
*
* Description: Test TSG preempt.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_preempt_channel
*
@@ -57,7 +57,7 @@ int test_preempt(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Poll and preempt all TSGs serving PBDMA.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_preempt_poll_tsg_on_pbdma
*
@@ -76,7 +76,7 @@ int test_preempt_poll_tsg_on_pbdma(struct unit_module *m, struct gk20a *g,
*
* Description: Check GPU timeout value
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_preempt_get_timeout
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gk20a_runlist_length_max
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -55,7 +55,7 @@ int test_gk20a_runlist_length_max(struct unit_module *m,
*
* Description: Branch coverage for gk20a_runlist_hw_submit
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -74,7 +74,7 @@ int test_gk20a_runlist_hw_submit(struct unit_module *m,
*
* Description: Branch coverage for gk20a_runlist_wait_pending
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -103,7 +103,7 @@ int test_gk20a_runlist_wait_pending(struct unit_module *m,
*
* Description: Branch coverage for gk20a_runlist_write_state
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gv11b_runlist_entry_size
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -55,7 +55,7 @@ int test_gv11b_runlist_entry_size(struct unit_module *m,
*
* Description: Branch coverage for gv11b_runlist_get_tsg_entry
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -77,7 +77,7 @@ int test_gv11b_runlist_get_tsg_entry(struct unit_module *m,
*
* Description: Branch coverage for gv11b_runlist_get_ch_entry
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -37,7 +37,7 @@ struct gk20a;
*
* Description: Test runlist context initialization.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_setup_sw, nvgpu_init_active_runlist_mapping,
* nvgpu_init_runlist_enginfo, nvgpu_runlist_cleanup_sw
@@ -57,7 +57,7 @@ int test_runlist_setup_sw(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Check lists of runlists servicing engine/PBDMA/TSG.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_get_runlists_mask
*
@@ -76,7 +76,7 @@ int test_runlist_get_mask(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Acquire and release runlist lock.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_lock_active_runlists,
* nvgpu_runlist_unlock_active_runlists, nvgpu_runlist_unlock_runlists
@@ -98,7 +98,7 @@ int test_runlist_lock_unlock_active_runlists(struct unit_module *m,
*
* Description: Test enable/disable of runlists.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_set_state
*
@@ -116,7 +116,7 @@ int test_runlist_set_state(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Get runlist interleave level name as string.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_interleave_level_name
*
@@ -135,7 +135,7 @@ int test_runlist_interleave_level_name(struct unit_module *m,
*
* Description: Test format of TSG runlist entry
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_construct_locked, nvgpu_runlist_append_flat,
* nvgpu_runlist_append_prio, nvgpu_runlist_append_tsg
@@ -173,7 +173,7 @@ int test_tsg_format_gen(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Build runlist without interleaving (aka "flat")
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_construct_locked, nvgpu_runlist_append_flat,
* nvgpu_runlist_append_prio, nvgpu_runlist_append_tsg
@@ -205,7 +205,7 @@ int test_flat_gen(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Build runlist with interleaving, single level only
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_construct_locked, nvgpu_runlist_append_low,
* nvgpu_runlist_append_med, nvgpu_runlist_append_hi,
@@ -240,7 +240,7 @@ int test_interleave_single(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Build runlist with interleaving, two different levels
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_construct_locked, nvgpu_runlist_append_low,
* nvgpu_runlist_append_med, nvgpu_runlist_append_hi,
@@ -276,7 +276,7 @@ int test_interleave_dual(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Build runlist with interleaving, all levels
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_construct_locked, nvgpu_runlist_append_low,
* nvgpu_runlist_append_med, nvgpu_runlist_append_hi,
@@ -319,7 +319,7 @@ int test_interleaving_levels(struct unit_module *m, struct gk20a *g,
*
* Description: Reload given runlists.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_reload_ids
*
@@ -342,7 +342,7 @@ int test_runlist_reload_ids(struct unit_module *m, struct gk20a *g, void *args);
*
* Description: Add/remove channel from runlist.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_runlist_update_locked, gk20a_runlist_modify_active_locked,
* gk20a_runlist_reconstruct_locked
@@ -359,4 +359,4 @@ int test_runlist_reload_ids(struct unit_module *m, struct gk20a *g, void *args);
int test_runlist_update_locked(struct unit_module *m, struct gk20a *g,
void *args);
#endif /* UNIT_NVGPU_RUNLIST_H */
#endif /* UNIT_NVGPU_RUNLIST_H */

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Branch coverage for gv11b_tsg_init_eng_method_buffers
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -71,7 +71,7 @@ int test_gv11b_tsg_init_eng_method_buffers(struct unit_module *m,
*
* Description: Branch coverage for gv11b_tsg_bind_channel_eng_method_buffers
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*
@@ -98,7 +98,7 @@ int test_gv11b_tsg_bind_channel_eng_method_buffers(struct unit_module *m,
*
* Description: Branch coverage for gv11b_tsg_unbind_channel_check_eng_faulted
*
* Test Type: Feature based
* Test Type: Feature
*
* Input: test_fifo_init_support() run for this GPU
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Create TSG
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_open
*
@@ -69,7 +69,7 @@ int test_tsg_open(struct unit_module *m,
*
* Description: Bind channel to TSG.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_bind_channel
*
@@ -106,7 +106,7 @@ int test_tsg_bind_channel(struct unit_module *m,
*
* Description: Unbind channel from TSG.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_unbind_channel
*
@@ -151,7 +151,7 @@ int test_tsg_unbind_channel(struct unit_module *m,
*
* Description: Release TSG.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_release
*
@@ -186,7 +186,7 @@ int test_tsg_release(struct unit_module *m,
*
* Description: Check HW state during TSG unbind channel.
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_unbind_channel_check_hw_state
*
@@ -212,7 +212,7 @@ int test_tsg_unbind_channel_check_hw_state(struct unit_module *m,
*
* Description: Check if channel reload is needed during TSG unbind
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_unbind_channel_check_ctx_reload
*
@@ -239,7 +239,7 @@ int test_tsg_unbind_channel_check_ctx_reload(struct unit_module *m,
*
* Description: Enable/disable TSG
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_enable, nvgpu_tsg_disable
*
@@ -266,7 +266,7 @@ int test_tsg_enable(struct unit_module *m,
*
* Description: Get TSG context from id
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: tsg_check_and_get_from_id
*
@@ -288,7 +288,7 @@ int test_tsg_check_and_get_from_id(struct unit_module *m,
*
* Description: Abort TSG
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_abort
*
@@ -316,7 +316,7 @@ int test_tsg_abort(struct unit_module *m,
*
* Description: SW Initialization for TSGs
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_setup_sw
*
@@ -338,7 +338,7 @@ int test_tsg_setup_sw(struct unit_module *m,
*
* Description: Mark all channels unserviceable in a TSG
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_mark_error
*
@@ -365,7 +365,7 @@ int test_tsg_mark_error(struct unit_module *m,
*
* Description: Set MMU fault error notifier for TSG
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_set_ctx_mmu_error
*
@@ -388,7 +388,7 @@ int test_tsg_set_ctx_mmu_error(struct unit_module *m,
*
* Description: Reset faulted engine and/or PBDMAs for a TSG
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: nvgpu_tsg_reset_faulted_eng_pbdma
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: USERD entry size
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gk20a_userd_entry_size
*

View File

@@ -38,7 +38,7 @@ struct gk20a;
*
* Description: Usermode gv11b HALs
*
* Test Type: Feature based
* Test Type: Feature
*
* Targets: gv11b_usermode_base, gv11b_usermode_bus_base,
* gv11b_usermode_doorbell_token, gv11b_usermode_ring_doorbell