mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
gpu: nvgpu: gm20b: write gpccs start only once
Writing start bit twice can confuse falcon and results in random behavior. Bug 200040021 Change-Id: I62eb8e4632ac4fc471d931155471084ee0f9d0a4 Signed-off-by: Vijayakumar <vsubbu@nvidia.com> Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
This commit is contained in:
committed by
Dan Willemsen
parent
c414d4128d
commit
c0b619c3cd
@@ -666,9 +666,11 @@ static int gr_gm20b_load_ctxsw_ucode_segments(struct gk20a *g, u64 addr_base,
|
|||||||
gk20a_writel(g, reg_offset + gr_fecs_bootvec_r(),
|
gk20a_writel(g, reg_offset + gr_fecs_bootvec_r(),
|
||||||
gr_fecs_bootvec_vec_f(segments->boot_entry));
|
gr_fecs_bootvec_vec_f(segments->boot_entry));
|
||||||
|
|
||||||
/* Write to CPUCTL to start the falcon */
|
/* start the falcon immediately if PRIV security is disabled*/
|
||||||
|
if (!g->ops.privsecurity) {
|
||||||
gk20a_writel(g, reg_offset + gr_fecs_cpuctl_r(),
|
gk20a_writel(g, reg_offset + gr_fecs_cpuctl_r(),
|
||||||
gr_fecs_cpuctl_startcpu_f(0x01));
|
gr_fecs_cpuctl_startcpu_f(0x01));
|
||||||
|
}
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|||||||
Reference in New Issue
Block a user