mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-25 11:04:51 +03:00
gpu: nvgpu: fifo: fix MISRA 10.3 violations
MISRA Rule 10.3 prohibits assigning objects of different essential or narrower type. This fixes MISRA 10.3 violations in the common/fifo unit. JIRA NVGPU-3023 Change-Id: Ibab6704e8d3cffd37c6c0e31ba6fc6c0bb7b517b Signed-off-by: Philip Elcan <pelcan@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2087812 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Adeel Raza <araza@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
295ff82fc9
commit
c0b65e8b05
@@ -362,7 +362,7 @@ void nvgpu_init_mm_ce_context(struct gk20a *g)
|
||||
(g->mm.vidmem.ce_ctx_id == NVGPU_CE_INVAL_CTX_ID)) {
|
||||
g->mm.vidmem.ce_ctx_id =
|
||||
gk20a_ce_create_context(g,
|
||||
(int)nvgpu_engine_get_fast_ce_runlist_id(g),
|
||||
nvgpu_engine_get_fast_ce_runlist_id(g),
|
||||
-1,
|
||||
-1);
|
||||
|
||||
|
||||
Reference in New Issue
Block a user