mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-25 02:52:51 +03:00
gpu: nvgpu: support preprocessing of SM exceptions
Support preprocessing of SM exceptions if API pointer pre_process_sm_exception() is defined Also, expose some common APIs Bug 200156699 Change-Id: I1303642c1c4403c520b62efb6fd83e95eaeb519b Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: http://git-master/r/925883 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
This commit is contained in:
committed by
Sachin Nikam
parent
0ce201e8de
commit
ca76b336b3
@@ -1,7 +1,7 @@
|
||||
/*
|
||||
* GK20A Graphics
|
||||
*
|
||||
* Copyright (c) 2011-2015, NVIDIA CORPORATION. All rights reserved.
|
||||
* Copyright (c) 2011-2016, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
@@ -193,6 +193,14 @@ struct gpu_ops {
|
||||
struct warpstate *w_state);
|
||||
void (*get_access_map)(struct gk20a *g,
|
||||
u32 **whitelist, int *num_entries);
|
||||
int (*handle_fecs_error)(struct gk20a *g,
|
||||
struct channel_gk20a *ch,
|
||||
struct gr_gk20a_isr_data *isr_data);
|
||||
int (*pre_process_sm_exception)(struct gk20a *g,
|
||||
u32 gpc, u32 tpc, u32 global_esr, u32 warp_esr,
|
||||
bool sm_debugger_attached,
|
||||
struct channel_gk20a *fault_ch,
|
||||
bool *early_exit, bool *ignore_debugger);
|
||||
} gr;
|
||||
const char *name;
|
||||
struct {
|
||||
|
||||
Reference in New Issue
Block a user