nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-22 17:36:20 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: update common.gr intr unit test document.

Browse Source 
Update common.gr intr unit test document for missing api
functions being called from interrupt unit tests.

Jira NVGPU-4359

Change-Id: Ia5ea7f59c91c6d11616458708631d525dd9e91cb
Signed-off-by: vinodg <vinodg@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2278627
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
vinodg
2020-01-13 16:40:04 -08:00
committed by Alex Waterman
parent 005d41afc9
commit d1e6b80a6f
3 changed files with 22 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
drivers/gpu/nvgpu/libnvgpu-drv_safe.export
View File

@@ -473,6 +473,7 @@ nvgpu_gr_init_support
nvgpu_gr_intr_init_support nvgpu_gr_intr_init_support
nvgpu_gr_intr_remove_support nvgpu_gr_intr_remove_support
nvgpu_gr_intr_handle_fecs_error nvgpu_gr_intr_handle_fecs_error
nvgpu_gr_intr_flush_channel_tlb
nvgpu_gr_obj_ctx_alloc nvgpu_gr_obj_ctx_alloc
nvgpu_gr_obj_ctx_deinit nvgpu_gr_obj_ctx_deinit
nvgpu_gr_obj_ctx_init nvgpu_gr_obj_ctx_init

4
userspace/units/gr/intr/nvgpu-gr-intr.c
View File

@@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved. * Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved.
* *
* Permission is hereby granted, free of charge, to any person obtaining a * Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"), * copy of this software and associated documentation files (the "Software"),
@@ -238,6 +238,8 @@ static int gr_test_intr_cache_current_ctx(struct gk20a *g,
int i; int i;
struct nvgpu_gr_intr *intr = g->gr->intr; struct nvgpu_gr_intr *intr = g->gr->intr;
nvgpu_gr_intr_flush_channel_tlb(g);
nvgpu_posix_io_writel_reg_space(g, gr_fecs_current_ctx_r(), nvgpu_posix_io_writel_reg_space(g, gr_fecs_current_ctx_r(),
pid); pid);
/* setting the cache */ /* setting the cache */

25
userspace/units/gr/intr/nvgpu-gr-intr.h
View File

@@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved. * Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved.
* *
* Permission is hereby granted, free of charge, to any person obtaining a * Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"), * copy of this software and associated documentation files (the "Software"),
@@ -45,7 +45,7 @@ struct unit_module;
* Targets: #nvgpu_gr_intr_stall_isr, * Targets: #nvgpu_gr_intr_stall_isr,
* #nvgpu_gr_intr_init_support, * #nvgpu_gr_intr_init_support,
* #nvgpu_gr_intr_handle_fecs_error, * #nvgpu_gr_intr_handle_fecs_error,
* nvgpu_gr_intr_remove_support. * #nvgpu_gr_intr_remove_support
* *
* Input: #test_gr_init_setup_ready must have been executed successfully. * Input: #test_gr_init_setup_ready must have been executed successfully.
* *
@@ -78,7 +78,11 @@ int test_gr_intr_without_channel(struct unit_module *m,
* *
* Test Type: Feature, Error guessing * Test Type: Feature, Error guessing
* *
* Targets: #nvgpu_gr_intr_stall_isr. * Targets: #nvgpu_gr_intr_stall_isr,
* #nvgpu_gr_intr_handle_notify_pending,
* #nvgpu_gr_intr_handle_semaphore_pending,
* #nvgpu_gr_intr_get_channel_from_ctx,
* #nvgpu_gr_intr_remove_support
* *
* Input: #test_gr_init_setup_ready must have been executed successfully. * Input: #test_gr_init_setup_ready must have been executed successfully.
* *
@@ -112,7 +116,10 @@ int test_gr_intr_setup_channel(struct unit_module *m,
* *
* Test Type: Feature, Error guessing * Test Type: Feature, Error guessing
* *
* Targets: #nvgpu_gr_intr_stall_isr. * Targets: #nvgpu_gr_intr_stall_isr,
* #nvgpu_gr_intr_flush_channel_tlb,
* #nvgpu_gr_intr_set_error_notifier,
* #nvgpu_gr_intr_report_exception
* *
* Input: #test_gr_init_setup_ready must have been executed successfully. * Input: #test_gr_init_setup_ready must have been executed successfully.
* *
@@ -140,7 +147,9 @@ int test_gr_intr_sw_exceptions(struct unit_module *m,
* *
* Test Type: Feature, Error guessing * Test Type: Feature, Error guessing
* *
* Targets: #nvgpu_gr_intr_stall_isr. * Targets: #nvgpu_gr_intr_stall_isr,
* #nvgpu_gr_intr_set_error_notifier,
* #nvgpu_gr_intr_report_exception
* *
* Input: #test_gr_init_setup_ready must have been executed successfully. * Input: #test_gr_init_setup_ready must have been executed successfully.
* *
@@ -163,8 +172,10 @@ int test_gr_intr_fecs_exceptions(struct unit_module *m,
* *
* Test Type: Feature, Error guessing * Test Type: Feature, Error guessing
* *
* Targets: #nvgpu_gr_intr_stall_isr, * Targets: #nvgpu_gr_intr_handle_gpc_exception,
* #nvgpu_gr_intr_handle_gpc_exception. * #nvgpu_gr_intr_handle_sm_exception,
* #nvgpu_gr_intr_set_error_notifier,
* #nvgpu_gr_intr_stall_isr
* *
* Input: #test_gr_init_setup_ready must have been executed successfully. * Input: #test_gr_init_setup_ready must have been executed successfully.
* *