mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
gpu: nvgpu: Split pmu_perf.h into private and public
pmu_perf/pmu_perf.h is used both by pmu_perf itself, and other units calling pmu_perf. Move all public dependencies to include/nvgpu/pmu/perf.h JIRA NVGPU-961 Change-Id: I7966abd8225487820f3a7f5bd16b6995e8bf59c0 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1986073 GVS: Gerrit_Virtual_Submit Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
b29f4b9003
commit
e0e24ee091
@@ -25,39 +25,4 @@
|
||||
#ifndef NVGPU_CHANGE_SEQ_H
|
||||
#define NVGPU_CHANGE_SEQ_H
|
||||
|
||||
#include <nvgpu/boardobjgrpmask.h>
|
||||
|
||||
struct change_seq_pmu_script {
|
||||
struct perf_change_seq_pmu_script buf;
|
||||
u32 super_surface_offset;
|
||||
};
|
||||
|
||||
struct change_seq {
|
||||
u8 version;
|
||||
bool b_enabled_pmu_support;
|
||||
u32 thread_seq_id_last;
|
||||
u64 thread_carry_over_timens;
|
||||
struct ctrl_perf_change_seq_change last_pstate_values;
|
||||
struct boardobjgrpmask_e32 clk_domains_exclusion_mask;
|
||||
struct boardobjgrpmask_e32 clk_domains_inclusion_mask;
|
||||
u32 client_lock_mask;
|
||||
};
|
||||
|
||||
struct change_seq_pmu {
|
||||
struct change_seq super;
|
||||
bool b_lock;
|
||||
bool b_vf_point_check_ignore;
|
||||
u32 cpu_adverised_step_id_mask;
|
||||
u32 cpu_step_id_mask;
|
||||
u32 event_mask_pending;
|
||||
u32 event_mask_received;
|
||||
u32 last_completed_change_Seq_id;
|
||||
struct change_seq_pmu_script script_curr;
|
||||
struct change_seq_pmu_script script_last;
|
||||
struct change_seq_pmu_script script_query;
|
||||
};
|
||||
|
||||
int nvgpu_perf_change_seq_sw_setup(struct gk20a *g);
|
||||
int nvgpu_perf_change_seq_pmu_setup(struct gk20a *g);
|
||||
|
||||
#endif /* NVGPU_CHANGE_SEQ_H */
|
||||
|
||||
Reference in New Issue
Block a user