mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
nvgpu: pmu: gv11b: add "U"s to _pginitseq_gv11b
MISRA Rule 7.2 Definition: A "u" or "U" suffix shall be applied to all integer constants that are represented in an unsigned type. To satisfy the requirements of this rule, a "U" suffix is added to all the integer literals used for initializing the _pginitseq_gv11b array. JIRA NVGPU-844 Change-Id: I6200936455117a6205bd282365d4bc90ee1ccccc Signed-off-by: Adeel Raza <araza@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1990492 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
158adac1a7
commit
eb63239f09
@@ -45,75 +45,75 @@
|
|||||||
|
|
||||||
/* PROD settings for ELPG sequencing registers*/
|
/* PROD settings for ELPG sequencing registers*/
|
||||||
static struct pg_init_sequence_list _pginitseq_gv11b[] = {
|
static struct pg_init_sequence_list _pginitseq_gv11b[] = {
|
||||||
{0x0010e0a8, 0x00000000} ,
|
{0x0010e0a8U, 0x00000000U} ,
|
||||||
{0x0010e0ac, 0x00000000} ,
|
{0x0010e0acU, 0x00000000U} ,
|
||||||
{0x0010e198, 0x00000200} ,
|
{0x0010e198U, 0x00000200U} ,
|
||||||
{0x0010e19c, 0x00000000} ,
|
{0x0010e19cU, 0x00000000U} ,
|
||||||
{0x0010e19c, 0x00000000} ,
|
{0x0010e19cU, 0x00000000U} ,
|
||||||
{0x0010e19c, 0x00000000} ,
|
{0x0010e19cU, 0x00000000U} ,
|
||||||
{0x0010e19c, 0x00000000} ,
|
{0x0010e19cU, 0x00000000U} ,
|
||||||
{0x0010aba8, 0x00000200} ,
|
{0x0010aba8U, 0x00000200U} ,
|
||||||
{0x0010abac, 0x00000000} ,
|
{0x0010abacU, 0x00000000U} ,
|
||||||
{0x0010abac, 0x00000000} ,
|
{0x0010abacU, 0x00000000U} ,
|
||||||
{0x0010abac, 0x00000000} ,
|
{0x0010abacU, 0x00000000U} ,
|
||||||
{0x0010e09c, 0x00000731} ,
|
{0x0010e09cU, 0x00000731U} ,
|
||||||
{0x0010e18c, 0x00000731} ,
|
{0x0010e18cU, 0x00000731U} ,
|
||||||
{0x0010ab9c, 0x00000731} ,
|
{0x0010ab9cU, 0x00000731U} ,
|
||||||
{0x0010e0a0, 0x00000200} ,
|
{0x0010e0a0U, 0x00000200U} ,
|
||||||
{0x0010e0a4, 0x00000004} ,
|
{0x0010e0a4U, 0x00000004U} ,
|
||||||
{0x0010e0a4, 0x80000000} ,
|
{0x0010e0a4U, 0x80000000U} ,
|
||||||
{0x0010e0a4, 0x80000009} ,
|
{0x0010e0a4U, 0x80000009U} ,
|
||||||
{0x0010e0a4, 0x8000001A} ,
|
{0x0010e0a4U, 0x8000001AU} ,
|
||||||
{0x0010e0a4, 0x8000001E} ,
|
{0x0010e0a4U, 0x8000001EU} ,
|
||||||
{0x0010e0a4, 0x8000002A} ,
|
{0x0010e0a4U, 0x8000002AU} ,
|
||||||
{0x0010e0a4, 0x8000002E} ,
|
{0x0010e0a4U, 0x8000002EU} ,
|
||||||
{0x0010e0a4, 0x80000016} ,
|
{0x0010e0a4U, 0x80000016U} ,
|
||||||
{0x0010e0a4, 0x80000022} ,
|
{0x0010e0a4U, 0x80000022U} ,
|
||||||
{0x0010e0a4, 0x80000026} ,
|
{0x0010e0a4U, 0x80000026U} ,
|
||||||
{0x0010e0a4, 0x00000005} ,
|
{0x0010e0a4U, 0x00000005U} ,
|
||||||
{0x0010e0a4, 0x80000001} ,
|
{0x0010e0a4U, 0x80000001U} ,
|
||||||
{0x0010e0a4, 0x8000000A} ,
|
{0x0010e0a4U, 0x8000000AU} ,
|
||||||
{0x0010e0a4, 0x8000001B} ,
|
{0x0010e0a4U, 0x8000001BU} ,
|
||||||
{0x0010e0a4, 0x8000001F} ,
|
{0x0010e0a4U, 0x8000001FU} ,
|
||||||
{0x0010e0a4, 0x8000002B} ,
|
{0x0010e0a4U, 0x8000002BU} ,
|
||||||
{0x0010e0a4, 0x8000002F} ,
|
{0x0010e0a4U, 0x8000002FU} ,
|
||||||
{0x0010e0a4, 0x80000017} ,
|
{0x0010e0a4U, 0x80000017U} ,
|
||||||
{0x0010e0a4, 0x80000023} ,
|
{0x0010e0a4U, 0x80000023U} ,
|
||||||
{0x0010e0a4, 0x80000027} ,
|
{0x0010e0a4U, 0x80000027U} ,
|
||||||
{0x0010e0a4, 0x00000006} ,
|
{0x0010e0a4U, 0x00000006U} ,
|
||||||
{0x0010e0a4, 0x80000002} ,
|
{0x0010e0a4U, 0x80000002U} ,
|
||||||
{0x0010e0a4, 0x8000000B} ,
|
{0x0010e0a4U, 0x8000000BU} ,
|
||||||
{0x0010e0a4, 0x8000001C} ,
|
{0x0010e0a4U, 0x8000001CU} ,
|
||||||
{0x0010e0a4, 0x80000020} ,
|
{0x0010e0a4U, 0x80000020U} ,
|
||||||
{0x0010e0a4, 0x8000002C} ,
|
{0x0010e0a4U, 0x8000002CU} ,
|
||||||
{0x0010e0a4, 0x80000030} ,
|
{0x0010e0a4U, 0x80000030U} ,
|
||||||
{0x0010e0a4, 0x80000018} ,
|
{0x0010e0a4U, 0x80000018U} ,
|
||||||
{0x0010e0a4, 0x80000024} ,
|
{0x0010e0a4U, 0x80000024U} ,
|
||||||
{0x0010e0a4, 0x80000028} ,
|
{0x0010e0a4U, 0x80000028U} ,
|
||||||
{0x0010e0a4, 0x00000007} ,
|
{0x0010e0a4U, 0x00000007U} ,
|
||||||
{0x0010e0a4, 0x80000003} ,
|
{0x0010e0a4U, 0x80000003U} ,
|
||||||
{0x0010e0a4, 0x8000000C} ,
|
{0x0010e0a4U, 0x8000000CU} ,
|
||||||
{0x0010e0a4, 0x8000001D} ,
|
{0x0010e0a4U, 0x8000001DU} ,
|
||||||
{0x0010e0a4, 0x80000021} ,
|
{0x0010e0a4U, 0x80000021U} ,
|
||||||
{0x0010e0a4, 0x8000002D} ,
|
{0x0010e0a4U, 0x8000002DU} ,
|
||||||
{0x0010e0a4, 0x80000031} ,
|
{0x0010e0a4U, 0x80000031U} ,
|
||||||
{0x0010e0a4, 0x80000019} ,
|
{0x0010e0a4U, 0x80000019U} ,
|
||||||
{0x0010e0a4, 0x80000025} ,
|
{0x0010e0a4U, 0x80000025U} ,
|
||||||
{0x0010e0a4, 0x80000029} ,
|
{0x0010e0a4U, 0x80000029U} ,
|
||||||
{0x0010e0a4, 0x80000012} ,
|
{0x0010e0a4U, 0x80000012U} ,
|
||||||
{0x0010e0a4, 0x80000010} ,
|
{0x0010e0a4U, 0x80000010U} ,
|
||||||
{0x0010e0a4, 0x00000013} ,
|
{0x0010e0a4U, 0x00000013U} ,
|
||||||
{0x0010e0a4, 0x80000011} ,
|
{0x0010e0a4U, 0x80000011U} ,
|
||||||
{0x0010e0a4, 0x80000008} ,
|
{0x0010e0a4U, 0x80000008U} ,
|
||||||
{0x0010e0a4, 0x8000000D} ,
|
{0x0010e0a4U, 0x8000000DU} ,
|
||||||
{0x0010e190, 0x00000200} ,
|
{0x0010e190U, 0x00000200U} ,
|
||||||
{0x0010e194, 0x80000015} ,
|
{0x0010e194U, 0x80000015U} ,
|
||||||
{0x0010e194, 0x80000014} ,
|
{0x0010e194U, 0x80000014U} ,
|
||||||
{0x0010aba0, 0x00000200} ,
|
{0x0010aba0U, 0x00000200U} ,
|
||||||
{0x0010aba4, 0x8000000E} ,
|
{0x0010aba4U, 0x8000000EU} ,
|
||||||
{0x0010aba4, 0x0000000F} ,
|
{0x0010aba4U, 0x0000000FU} ,
|
||||||
{0x0010ab34, 0x00000001} ,
|
{0x0010ab34U, 0x00000001U} ,
|
||||||
{0x00020004, 0x00000000} ,
|
{0x00020004U, 0x00000000U} ,
|
||||||
};
|
};
|
||||||
|
|
||||||
static void gv11b_pmu_report_ecc_error(struct gk20a *g, u32 inst,
|
static void gv11b_pmu_report_ecc_error(struct gk20a *g, u32 inst,
|
||||||
|
|||||||
Reference in New Issue
Block a user