mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
gpu: nvgpu: move fifo intr to hal/fifo
Removed intr_0_error_mask ops Added below ops for fifo intr intr_0_enable intr_1_enable intr_0_isr intr_1_isr JIRA NVGPU-1310 Change-Id: I19bd1a380a89cffd582d6c4a0b7796a46fec5afb Signed-off-by: Seema Khowala <seemaj@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2072144 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
217be5e492
commit
f66f3e1341
@@ -35,6 +35,8 @@
|
||||
#define RC_TYPE_FORCE_RESET 7U
|
||||
#define RC_TYPE_SCHED_ERR 8U
|
||||
|
||||
#define INVAL_ID (~U32(0U))
|
||||
|
||||
struct gk20a;
|
||||
|
||||
struct nvgpu_channel_hw_state {
|
||||
|
||||
Reference in New Issue
Block a user