mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
137 lines
3.4 KiB
C
137 lines
3.4 KiB
C
/*
|
|
* Virtualized GPU Fifo
|
|
*
|
|
* Copyright (c) 2014-2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/trace.h>
|
|
#include <nvgpu/kmem.h>
|
|
#include <nvgpu/dma.h>
|
|
#include <nvgpu/atomic.h>
|
|
#include <nvgpu/bug.h>
|
|
#include <nvgpu/barrier.h>
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/error_notifier.h>
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/channel.h>
|
|
#include <nvgpu/fifo.h>
|
|
#include <nvgpu/runlist.h>
|
|
#include <nvgpu/string.h>
|
|
#include <nvgpu/vm_area.h>
|
|
#include <nvgpu/vgpu/vgpu_ivc.h>
|
|
#include <nvgpu/vgpu/vgpu.h>
|
|
|
|
#include <hal/fifo/tsg_gk20a.h>
|
|
|
|
#include "fifo_vgpu.h"
|
|
#include "channel_vgpu.h"
|
|
#include "tsg_vgpu.h"
|
|
|
|
void vgpu_fifo_cleanup_sw(struct gk20a *g)
|
|
{
|
|
u32 i;
|
|
struct nvgpu_fifo *f = &g->fifo;
|
|
|
|
for (i = 0U; i < f->max_engines; i++) {
|
|
if (f->host_engines[i] == NULL) {
|
|
continue;
|
|
}
|
|
|
|
/*
|
|
* Cast to (void *) to get rid of the constness.
|
|
*/
|
|
nvgpu_kfree(g, (void *)f->host_engines[i]);
|
|
}
|
|
nvgpu_fifo_cleanup_sw_common(g);
|
|
}
|
|
|
|
int vgpu_fifo_setup_sw(struct gk20a *g)
|
|
{
|
|
struct nvgpu_fifo *f = &g->fifo;
|
|
struct vgpu_priv_data *priv = vgpu_get_priv_data(g);
|
|
int err = 0;
|
|
|
|
nvgpu_log_fn(g, " ");
|
|
|
|
if (f->sw_ready) {
|
|
nvgpu_log_fn(g, "skip init");
|
|
return 0;
|
|
}
|
|
|
|
err = nvgpu_fifo_setup_sw_common(g);
|
|
if (err != 0) {
|
|
nvgpu_err(g, "fifo sw setup failed, err=%d", err);
|
|
return err;
|
|
}
|
|
|
|
#ifdef CONFIG_NVGPU_KERNEL_MODE_SUBMIT
|
|
err = nvgpu_channel_worker_init(g);
|
|
if (err) {
|
|
goto clean_up;
|
|
}
|
|
#endif
|
|
|
|
f->channel_base = priv->constants.channel_base;
|
|
|
|
f->sw_ready = true;
|
|
|
|
nvgpu_log_fn(g, "done");
|
|
return 0;
|
|
|
|
#ifdef CONFIG_NVGPU_KERNEL_MODE_SUBMIT
|
|
clean_up:
|
|
nvgpu_fifo_cleanup_sw_common(g);
|
|
#endif
|
|
|
|
return err;
|
|
}
|
|
|
|
int vgpu_fifo_isr(struct gk20a *g, struct tegra_vgpu_fifo_intr_info *info)
|
|
{
|
|
struct nvgpu_channel *ch = nvgpu_channel_from_id(g, info->chid);
|
|
|
|
nvgpu_log_fn(g, " ");
|
|
|
|
nvgpu_err(g, "fifo intr (%d) on ch %u",
|
|
info->type, info->chid);
|
|
|
|
switch (info->type) {
|
|
case TEGRA_VGPU_FIFO_INTR_PBDMA:
|
|
g->ops.channel.set_error_notifier(ch,
|
|
NVGPU_ERR_NOTIFIER_PBDMA_ERROR);
|
|
break;
|
|
case TEGRA_VGPU_FIFO_INTR_CTXSW_TIMEOUT:
|
|
g->ops.channel.set_error_notifier(ch,
|
|
NVGPU_ERR_NOTIFIER_FIFO_ERROR_IDLE_TIMEOUT);
|
|
break;
|
|
case TEGRA_VGPU_FIFO_INTR_MMU_FAULT:
|
|
vgpu_tsg_set_ctx_mmu_error(g, info->chid);
|
|
nvgpu_channel_abort(ch, false);
|
|
break;
|
|
default:
|
|
WARN_ON(1);
|
|
break;
|
|
}
|
|
|
|
nvgpu_channel_put(ch);
|
|
return 0;
|
|
}
|