mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
23bbce1102
Add unit tests for the following HALs: - gv11b_init_fifo_reset_enable_hw - gv11b_init_fifo_setup_hw - gv11b_fifo_mmu_fault_id_to_pbdma_id - gv11b_fifo_intr_0_enable - gv11b_fifo_handle_sched_error - gv11b_fifo_intr_0_isr - gv11b_fifo_intr_set_recover_mask - gv11b_fifo_intr_unset_recover_mask Jira NVGPU-4386 Change-Id: I888aca62e8eb8223a1def693a5ed51500baa37fc Signed-off-by: Thomas Fleury <tfleury@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2256265 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
71 lines
2.0 KiB
C
71 lines
2.0 KiB
C
/*
|
|
* Copyright (c) 2018-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_OS_POSIX_H
|
|
#define NVGPU_OS_POSIX_H
|
|
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
struct nvgpu_posix_io_callbacks;
|
|
|
|
struct nvgpu_os_posix {
|
|
struct gk20a g;
|
|
|
|
|
|
/*
|
|
* IO callbacks for handling the nvgpu IO accessors.
|
|
*/
|
|
struct nvgpu_posix_io_callbacks *callbacks;
|
|
|
|
/*
|
|
* Memory-mapped register space for unit tests.
|
|
*/
|
|
struct nvgpu_list_node reg_space_head;
|
|
int error_code;
|
|
|
|
|
|
/*
|
|
* List to record sequence of register writes.
|
|
*/
|
|
struct nvgpu_list_node recorder_head;
|
|
bool recording;
|
|
|
|
/*
|
|
* Parameters to change the behavior of MM-related functions
|
|
*/
|
|
bool mm_is_iommuable;
|
|
bool mm_sgt_is_iommuable;
|
|
|
|
/*
|
|
* Parameters to change SOC behavior
|
|
*/
|
|
bool is_soc_t194_a01;
|
|
bool is_silicon;
|
|
};
|
|
|
|
static inline struct nvgpu_os_posix *nvgpu_os_posix_from_gk20a(struct gk20a *g)
|
|
{
|
|
return container_of(g, struct nvgpu_os_posix, g);
|
|
}
|
|
|
|
#endif /* NVGPU_OS_POSIX_H */
|