mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
c8821f49ba
set gr_idle_timeout_default to 100000 ms instead of MAX_SCHEDULE_TIMEOUT, and enable timeouts_enabled Change-Id: I0b4d014dc6f3fc3c365214f7ffad7af054f771b9 Signed-off-by: Seema Khowala <seemaj@nvidia.com> Reviewed-on: http://git-master/r/1458178 Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
37 lines
960 B
C
37 lines
960 B
C
/*
|
|
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <soc/tegra/chip-id.h>
|
|
|
|
#include <nvgpu/soc.h>
|
|
|
|
bool nvgpu_platform_is_silicon(struct gk20a *g)
|
|
{
|
|
return tegra_platform_is_silicon();
|
|
}
|
|
|
|
bool nvgpu_platform_is_simulation(struct gk20a *g)
|
|
{
|
|
return tegra_platform_is_linsim() || tegra_platform_is_vdk();
|
|
}
|
|
|
|
bool nvgpu_platform_is_fpga(struct gk20a *g)
|
|
{
|
|
return tegra_platform_is_fpga();
|
|
}
|
|
|
|
bool nvgpu_is_hypervisor_mode(struct gk20a *g)
|
|
{
|
|
return is_tegra_hypervisor_mode();
|
|
}
|