mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
147d5d9402
GPCCS falcon base address was being set without invoking hal api. Remove FALCON_GPCCS_BASE. This patch defines gpu_ops.gr.gpccs_falcon_base_addr hal api to get this base address. JIRA NVGPU-1587 Change-Id: Icfa7a26d1bb2d67c81f05a43f6ce906f59706b3d Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1969431 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
107 lines
3.2 KiB
C
107 lines
3.2 KiB
C
/*
|
|
* Copyright (c) 2017-2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
#include "falcon_gk20a.h"
|
|
#include "falcon_gp106.h"
|
|
#include "gp106/sec2_gp106.h"
|
|
|
|
#include <nvgpu/hw/gp106/hw_falcon_gp106.h>
|
|
|
|
static void gp106_falcon_engine_dependency_ops(struct nvgpu_falcon *flcn)
|
|
{
|
|
struct gk20a *g = flcn->g;
|
|
struct nvgpu_falcon_engine_dependency_ops *flcn_eng_dep_ops =
|
|
&flcn->flcn_engine_dep_ops;
|
|
|
|
switch (flcn->flcn_id) {
|
|
case FALCON_ID_PMU:
|
|
flcn_eng_dep_ops->reset_eng = nvgpu_pmu_reset;
|
|
flcn_eng_dep_ops->queue_head = g->ops.pmu.pmu_queue_head;
|
|
flcn_eng_dep_ops->queue_tail = g->ops.pmu.pmu_queue_tail;
|
|
break;
|
|
case FALCON_ID_SEC2:
|
|
flcn_eng_dep_ops->reset_eng = gp106_sec2_reset;
|
|
break;
|
|
default:
|
|
flcn_eng_dep_ops->reset_eng = NULL;
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void gp106_falcon_ops(struct nvgpu_falcon *flcn)
|
|
{
|
|
gk20a_falcon_ops(flcn);
|
|
gp106_falcon_engine_dependency_ops(flcn);
|
|
}
|
|
|
|
int gp106_falcon_hal_sw_init(struct nvgpu_falcon *flcn)
|
|
{
|
|
struct gk20a *g = flcn->g;
|
|
int err = 0;
|
|
|
|
switch (flcn->flcn_id) {
|
|
case FALCON_ID_PMU:
|
|
flcn->flcn_base = g->ops.pmu.falcon_base_addr();
|
|
flcn->is_falcon_supported = true;
|
|
flcn->is_interrupt_enabled = true;
|
|
break;
|
|
case FALCON_ID_SEC2:
|
|
flcn->flcn_base = g->ops.sec2.falcon_base_addr();
|
|
flcn->is_falcon_supported = true;
|
|
flcn->is_interrupt_enabled = false;
|
|
break;
|
|
case FALCON_ID_FECS:
|
|
flcn->flcn_base = g->ops.gr.fecs_falcon_base_addr();
|
|
flcn->is_falcon_supported = true;
|
|
flcn->is_interrupt_enabled = false;
|
|
break;
|
|
case FALCON_ID_GPCCS:
|
|
flcn->flcn_base = g->ops.gr.gpccs_falcon_base_addr();
|
|
flcn->is_falcon_supported = true;
|
|
flcn->is_interrupt_enabled = false;
|
|
break;
|
|
case FALCON_ID_NVDEC:
|
|
flcn->flcn_base = g->ops.nvdec.falcon_base_addr();
|
|
flcn->is_falcon_supported = true;
|
|
flcn->is_interrupt_enabled = true;
|
|
break;
|
|
default:
|
|
flcn->is_falcon_supported = false;
|
|
break;
|
|
}
|
|
|
|
if (flcn->is_falcon_supported) {
|
|
err = nvgpu_mutex_init(&flcn->copy_lock);
|
|
if (err != 0) {
|
|
nvgpu_err(g, "Error in copy_lock mutex initialization");
|
|
} else {
|
|
gp106_falcon_ops(flcn);
|
|
}
|
|
} else {
|
|
nvgpu_info(g, "falcon 0x%x not supported on %s",
|
|
flcn->flcn_id, g->name);
|
|
}
|
|
|
|
return err;
|
|
}
|