nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 09:57:08 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
01bfd5ed68c6ce44b48378b7f6f128d1f554ae28
linux-nvgpu/drivers/gpu/nvgpu/common/ltc
History
Deepak Nibade 8ef20036c7 gpu: nvgpu: tu104: disable PLC compression 
PLC compression on Turing has a h/w bug, hence keep it disabled

Bug 2427473
Jira NVGPU-1322

Change-Id: I00a9cb652d4d854d146d865a8f61949c7f846d78
Signed-off-by: Deepak Nibade <dnibade@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1969438
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
2018-12-11 12:34:15 -08:00
..
ltc_gm20b.c
gpu: nvgpu: common: fix MISRA Rule 10.4 Violations
2018-12-11 10:26:16 -08:00
ltc_gm20b.h
gpu: nvgpu: Split L2 interrupt handling to MC and L2
2018-10-24 17:00:01 -07:00
ltc_gp10b.c
gpu: nvgpu: common: fix MISRA Rule 10.4 Violations
2018-12-11 10:26:16 -08:00
ltc_gp10b.h
gpu: nvgpu: Split L2 interrupt handling to MC and L2
2018-10-24 17:00:01 -07:00
ltc_gv11b.c
gpu: nvgpu: common: fix MISRA Rule 10.4 Violations
2018-12-11 10:26:16 -08:00
ltc_gv11b.h
gpu: nvgpu: Split L2 interrupt handling to MC and L2
2018-10-24 17:00:01 -07:00
ltc_tu104.c
gpu: nvgpu: tu104: disable PLC compression
2018-12-11 12:34:15 -08:00
ltc_tu104.h
gpu: nvgpu: Split L2 interrupt handling to MC and L2
2018-10-24 17:00:01 -07:00
ltc.c
nvgpu: common: MISRA 10.1 boolean fixes
2018-10-29 14:44:38 -07:00