mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
bc10ef568e
This patch does the following for boardobjgrpmask unit. 1. Remove unused functions and its pointers. 2. Append public functions with nvgpu. 3. Remove unnecessary inclusion of header files. 4. Make local functions as static. 5. Rename function names to increase readibility. 6. Remove boardobj* from static functions. Jira NVGPU-1977 Change-Id: Ie6d3bd8f55784d29ae4ba720fb3998487ad2b942 Signed-off-by: Abdul Salam <absalam@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2107167 GVS: Gerrit_Virtual_Submit Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
97 lines
3.5 KiB
C
97 lines
3.5 KiB
C
/*
|
|
* Copyright (c) 2016-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_BOARDOBJGRPMASK_H
|
|
#define NVGPU_BOARDOBJGRPMASK_H
|
|
|
|
struct ctrl_boardobjgrp_mask;
|
|
|
|
|
|
/*
|
|
* Board Object Group Mask super-structure.
|
|
* Used to unify access to all BOARDOBJGRPMASK_E** child classes
|
|
*/
|
|
struct boardobjgrpmask {
|
|
/* Number of bits supported by the mask */
|
|
u8 bitcount;
|
|
/* Number of 32-bit words required to store all @ref bitCount bits */
|
|
u8 maskdatacount;
|
|
/*
|
|
* Bit-mask of used-bits within last 32-bit word. Used to
|
|
* normalize data
|
|
*/
|
|
u32 lastmaskfilter;
|
|
/*
|
|
* Start of the array of 32-bit words representing the bit-mask
|
|
* Must be the last element of the structure.
|
|
*/
|
|
u32 data[CTRL_BOARDOBJGRP_MASK_ARRAY_START_SIZE];
|
|
};
|
|
|
|
struct boardobjgrpmask_e32 {
|
|
/*
|
|
* BOARDOBJGRPMASK super-class. Must be the first element of the
|
|
* structure.
|
|
*/
|
|
struct boardobjgrpmask super;
|
|
/*u32 data_e32[1]; */
|
|
};
|
|
|
|
struct boardobjgrpmask_e255 {
|
|
/*
|
|
* BOARDOBJGRPMASK super-class. Must be the first element of the
|
|
* structure.
|
|
*/
|
|
struct boardobjgrpmask super;
|
|
u32 data_e255[254];
|
|
};
|
|
|
|
/* Init and I/O operations.*/
|
|
int nvgpu_boardobjgrpmask_init(struct boardobjgrpmask *mask, u8 bitsize,
|
|
struct ctrl_boardobjgrp_mask *extmask);
|
|
int nvgpu_boardobjgrpmask_export(struct boardobjgrpmask *mask, u8 bitsize,
|
|
struct ctrl_boardobjgrp_mask *extmask);
|
|
|
|
/* Operations on all bits of a single mask.*/
|
|
u8 nvgpu_boardobjgrpmask_bit_set_count(struct boardobjgrpmask *mask);
|
|
u8 nvgpu_boardobjgrpmask_bit_idx_highest(struct boardobjgrpmask *mask);
|
|
|
|
/* Operations on a single bit of a single mask */
|
|
int nvgpu_boardobjgrpmask_bit_clr(struct boardobjgrpmask *mask, u8 bitidx);
|
|
int nvgpu_boardobjgrpmask_bit_set(struct boardobjgrpmask *mask, u8 bitidx);
|
|
bool nvgpu_boardobjgrpmask_bit_get(struct boardobjgrpmask *mask, u8 bitidx);
|
|
|
|
/* Special interfaces */
|
|
bool nvgpu_boardobjgrpmask_sizeeq(struct boardobjgrpmask *op1,
|
|
struct boardobjgrpmask *op2);
|
|
/* init boardobjgrpmask_e32 structure */
|
|
#define boardobjgrpmask_e32_init(pmaske32, pextmask) \
|
|
nvgpu_boardobjgrpmask_init(&(pmaske32)->super, \
|
|
CTRL_BOARDOBJGRP_E32_MAX_OBJECTS, (pextmask))
|
|
|
|
/* init boardobjgrpmask_e255 structure */
|
|
#define boardobjgrpmask_e255_init(pmaske255, pextmask) \
|
|
nvgpu_boardobjgrpmask_init(&(pmaske255)->super, \
|
|
CTRL_BOARDOBJGRP_E255_MAX_OBJECTS, (pextmask))
|
|
|
|
#endif /* NVGPU_BOARDOBJGRPMASK_H */
|