mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
9b12f99534
Move GK20A_TIMEOUT_FPGA definition from gr_gk20a.h to defaults.h as NVGPU_DEFAULT_FPGA_TIMEOUT_MS Remove unused function definitions in gr_gk20a.h JIRA NVGPU-3132 Change-Id: I29b973f04fb5a1725177e18903a8494481c43d95 Signed-off-by: Vinod G <vinodg@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2098995 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
36 lines
1.4 KiB
C
36 lines
1.4 KiB
C
/*
|
|
* Copyright (c) 2017-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef __NVGPU_DEFAULTS_H__
|
|
#define __NVGPU_DEFAULTS_H__
|
|
|
|
/*
|
|
* Default timeout used for channel watchdog and ctxsw timeout.
|
|
*/
|
|
#define NVGPU_DEFAULT_POLL_TIMEOUT_MS 3000
|
|
|
|
#define NVGPU_DEFAULT_RAILGATE_IDLE_TIMEOUT 500
|
|
|
|
#define NVGPU_DEFAULT_FPGA_TIMEOUT_MS 100000U /* 100 sec */
|
|
|
|
#endif
|