mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
ca39cacdaf
Rule 21.1 states that #define and #undef shall not be used on a reserved identifier or reserved macro name. Rule 21.2 states that a reserved identifier or macro name shall not be declared. Fix violations of the above rules in utils unit. Jira NVGPU-3878 Change-Id: I4302c498f5fb533699d2e53b9d1ffe1e7ccf53f2 Signed-off-by: ajesh <akv@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2194035 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: Vaibhav Kachore <vkachore@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
73 lines
2.4 KiB
C
73 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2016-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_XVE_GP106_H
|
|
#define NVGPU_XVE_GP106_H
|
|
|
|
#ifdef CONFIG_NVGPU_DGPU
|
|
|
|
#include <nvgpu/log2.h>
|
|
#include <nvgpu/types.h>
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
/*
|
|
* Best guess for a reasonable timeout.
|
|
*/
|
|
#define GPU_XVE_TIMEOUT_MS 500
|
|
|
|
/*
|
|
* Debugging for the speed change.
|
|
*/
|
|
enum xv_speed_change_steps {
|
|
PRE_CHANGE = 0,
|
|
DISABLE_ASPM,
|
|
DL_SAFE_MODE,
|
|
CHECK_LINK,
|
|
LINK_SETTINGS,
|
|
EXEC_CHANGE,
|
|
EXEC_VERIF,
|
|
CLEANUP
|
|
};
|
|
|
|
#define xv_dbg(g, fmt, args...) \
|
|
nvgpu_log(g, gpu_dbg_xv, fmt, ##args)
|
|
|
|
#define xv_sc_dbg(g, step, fmt, args...) \
|
|
xv_dbg(g, "[%d] %15s | " fmt, step, nvgpu_stringify(step), ##args)
|
|
|
|
void xve_xve_writel_gp106(struct gk20a *g, u32 reg, u32 val);
|
|
u32 xve_xve_readl_gp106(struct gk20a *g, u32 reg);
|
|
void xve_reset_gpu_gp106(struct gk20a *g);
|
|
int xve_get_speed_gp106(struct gk20a *g, u32 *xve_link_speed);
|
|
void xve_disable_aspm_gp106(struct gk20a *g);
|
|
int xve_set_speed_gp106(struct gk20a *g, u32 next_link_speed);
|
|
void xve_available_speeds_gp106(struct gk20a *g, u32 *speed_mask);
|
|
u32 xve_get_link_control_status(struct gk20a *g);
|
|
#if defined(CONFIG_PCI_MSI)
|
|
void xve_rearm_msi_gp106(struct gk20a *g);
|
|
#endif
|
|
void xve_enable_shadow_rom_gp106(struct gk20a *g);
|
|
void xve_disable_shadow_rom_gp106(struct gk20a *g);
|
|
|
|
#endif
|
|
#endif /* NVGPU_XVE_GP106_H */
|