mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
1da69dd8b2
Remove the mm.get_iova_addr() HAL and replace it with a new HAL called mm.gpu_phys_addr(). This new HAL provides the real phys address that should be passed to the GPU from a physical address obtained from a scatter list. It also provides a mechanism by which the HAL code can add extra bits to a GPU physical address based on the attributes passed in. This is necessary during GMMU page table programming. Also remove the flags argument from the various address functions. This flag was used for adding an IO coherence bit to the GPU physical address which is not supported. JIRA NVGPU-30 Change-Id: I69af5b1c6bd905c4077c26c098fac101c6b41a33 Signed-off-by: Alex Waterman <alexw@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1530864 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
114 lines
2.9 KiB
C
114 lines
2.9 KiB
C
/*
|
|
* GK20A memory interface
|
|
*
|
|
* Copyright (c) 2014-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <trace/events/gk20a.h>
|
|
|
|
#include "gk20a.h"
|
|
#include "kind_gk20a.h"
|
|
#include "fb_gk20a.h"
|
|
|
|
#include <nvgpu/timers.h>
|
|
|
|
#include <nvgpu/hw/gk20a/hw_mc_gk20a.h>
|
|
#include <nvgpu/hw/gk20a/hw_fb_gk20a.h>
|
|
|
|
void fb_gk20a_reset(struct gk20a *g)
|
|
{
|
|
u32 val;
|
|
|
|
gk20a_dbg_info("reset gk20a fb");
|
|
|
|
g->ops.mc.reset(g, mc_enable_pfb_enabled_f() |
|
|
mc_enable_l2_enabled_f() |
|
|
mc_enable_xbar_enabled_f() |
|
|
mc_enable_hub_enabled_f());
|
|
|
|
val = gk20a_readl(g, mc_elpg_enable_r());
|
|
val |= mc_elpg_enable_xbar_enabled_f()
|
|
| mc_elpg_enable_pfb_enabled_f()
|
|
| mc_elpg_enable_hub_enabled_f();
|
|
gk20a_writel(g, mc_elpg_enable_r(), val);
|
|
}
|
|
|
|
void gk20a_fb_init_hw(struct gk20a *g)
|
|
{
|
|
u32 addr = nvgpu_mem_get_addr(g, &g->mm.sysmem_flush) >> 8;
|
|
|
|
gk20a_writel(g, fb_niso_flush_sysmem_addr_r(), addr);
|
|
}
|
|
|
|
void gk20a_fb_tlb_invalidate(struct gk20a *g, struct nvgpu_mem *pdb)
|
|
{
|
|
struct nvgpu_timeout timeout;
|
|
u32 addr_lo;
|
|
u32 data;
|
|
|
|
gk20a_dbg_fn("");
|
|
|
|
/* pagetables are considered sw states which are preserved after
|
|
prepare_poweroff. When gk20a deinit releases those pagetables,
|
|
common code in vm unmap path calls tlb invalidate that touches
|
|
hw. Use the power_on flag to skip tlb invalidation when gpu
|
|
power is turned off */
|
|
|
|
if (!g->power_on)
|
|
return;
|
|
|
|
addr_lo = u64_lo32(nvgpu_mem_get_addr(g, pdb) >> 12);
|
|
|
|
nvgpu_mutex_acquire(&g->mm.tlb_lock);
|
|
|
|
trace_gk20a_mm_tlb_invalidate(g->name);
|
|
|
|
nvgpu_timeout_init(g, &timeout, 1000, NVGPU_TIMER_RETRY_TIMER);
|
|
|
|
do {
|
|
data = gk20a_readl(g, fb_mmu_ctrl_r());
|
|
if (fb_mmu_ctrl_pri_fifo_space_v(data) != 0)
|
|
break;
|
|
nvgpu_udelay(2);
|
|
} while (!nvgpu_timeout_expired_msg(&timeout,
|
|
"wait mmu fifo space"));
|
|
|
|
if (nvgpu_timeout_peek_expired(&timeout))
|
|
goto out;
|
|
|
|
nvgpu_timeout_init(g, &timeout, 1000, NVGPU_TIMER_RETRY_TIMER);
|
|
|
|
gk20a_writel(g, fb_mmu_invalidate_pdb_r(),
|
|
fb_mmu_invalidate_pdb_addr_f(addr_lo) |
|
|
nvgpu_aperture_mask(g, pdb,
|
|
fb_mmu_invalidate_pdb_aperture_sys_mem_f(),
|
|
fb_mmu_invalidate_pdb_aperture_vid_mem_f()));
|
|
|
|
gk20a_writel(g, fb_mmu_invalidate_r(),
|
|
fb_mmu_invalidate_all_va_true_f() |
|
|
fb_mmu_invalidate_trigger_true_f());
|
|
|
|
do {
|
|
data = gk20a_readl(g, fb_mmu_ctrl_r());
|
|
if (fb_mmu_ctrl_pri_fifo_empty_v(data) !=
|
|
fb_mmu_ctrl_pri_fifo_empty_false_f())
|
|
break;
|
|
nvgpu_udelay(2);
|
|
} while (!nvgpu_timeout_expired_msg(&timeout,
|
|
"wait mmu invalidate"));
|
|
|
|
trace_gk20a_mm_tlb_invalidate_done(g->name);
|
|
|
|
out:
|
|
nvgpu_mutex_release(&g->mm.tlb_lock);
|
|
}
|