mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
Change license of OS independent source code files to MIT. JIRA NVGPU-218 Change-Id: I1474065f4b552112786974a16cdf076c5179540e Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1565880 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
185 lines
4.5 KiB
C
185 lines
4.5 KiB
C
/*
|
|
* Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include "gk20a/gk20a.h"
|
|
#include "pwrdev.h"
|
|
#include "pmgrpmu.h"
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
#include <linux/debugfs.h>
|
|
#include "common/linux/os_linux.h"
|
|
#endif
|
|
|
|
int pmgr_pwr_devices_get_power(struct gk20a *g, u32 *val)
|
|
{
|
|
struct nv_pmu_pmgr_pwr_devices_query_payload payload;
|
|
int status;
|
|
|
|
status = pmgr_pmu_pwr_devices_query_blocking(g, 1, &payload);
|
|
if (status)
|
|
nvgpu_err(g, "pmgr_pwr_devices_get_current_power failed %x",
|
|
status);
|
|
|
|
*val = payload.devices[0].powerm_w;
|
|
|
|
return status;
|
|
}
|
|
|
|
int pmgr_pwr_devices_get_current(struct gk20a *g, u32 *val)
|
|
{
|
|
struct nv_pmu_pmgr_pwr_devices_query_payload payload;
|
|
int status;
|
|
|
|
status = pmgr_pmu_pwr_devices_query_blocking(g, 1, &payload);
|
|
if (status)
|
|
nvgpu_err(g, "pmgr_pwr_devices_get_current failed %x",
|
|
status);
|
|
|
|
*val = payload.devices[0].currentm_a;
|
|
|
|
return status;
|
|
}
|
|
|
|
int pmgr_pwr_devices_get_voltage(struct gk20a *g, u32 *val)
|
|
{
|
|
struct nv_pmu_pmgr_pwr_devices_query_payload payload;
|
|
int status;
|
|
|
|
status = pmgr_pmu_pwr_devices_query_blocking(g, 1, &payload);
|
|
if (status)
|
|
nvgpu_err(g, "pmgr_pwr_devices_get_current_voltage failed %x",
|
|
status);
|
|
|
|
*val = payload.devices[0].voltageu_v;
|
|
|
|
return status;
|
|
}
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
static int pmgr_pwr_devices_get_power_u64(void *data, u64 *p)
|
|
{
|
|
struct gk20a *g = (struct gk20a *)data;
|
|
int err;
|
|
u32 val;
|
|
|
|
err = pmgr_pwr_devices_get_power(g, &val);
|
|
*p = val;
|
|
|
|
return err;
|
|
}
|
|
|
|
static int pmgr_pwr_devices_get_current_u64(void *data, u64 *p)
|
|
{
|
|
struct gk20a *g = (struct gk20a *)data;
|
|
int err;
|
|
u32 val;
|
|
|
|
err = pmgr_pwr_devices_get_current(g, &val);
|
|
*p = val;
|
|
|
|
return err;
|
|
}
|
|
|
|
static int pmgr_pwr_devices_get_voltage_u64(void *data, u64 *p)
|
|
{
|
|
struct gk20a *g = (struct gk20a *)data;
|
|
int err;
|
|
u32 val;
|
|
|
|
err = pmgr_pwr_devices_get_voltage(g, &val);
|
|
*p = val;
|
|
|
|
return err;
|
|
}
|
|
|
|
DEFINE_SIMPLE_ATTRIBUTE(
|
|
pmgr_power_ctrl_fops, pmgr_pwr_devices_get_power_u64, NULL, "%llu\n");
|
|
|
|
DEFINE_SIMPLE_ATTRIBUTE(
|
|
pmgr_current_ctrl_fops, pmgr_pwr_devices_get_current_u64, NULL, "%llu\n");
|
|
|
|
DEFINE_SIMPLE_ATTRIBUTE(
|
|
pmgr_voltage_ctrl_fops, pmgr_pwr_devices_get_voltage_u64, NULL, "%llu\n");
|
|
|
|
static void pmgr_debugfs_init(struct gk20a *g)
|
|
{
|
|
struct nvgpu_os_linux *l = nvgpu_os_linux_from_gk20a(g);
|
|
struct dentry *dbgentry;
|
|
|
|
dbgentry = debugfs_create_file(
|
|
"power", S_IRUGO, l->debugfs, g, &pmgr_power_ctrl_fops);
|
|
if (!dbgentry)
|
|
nvgpu_err(g, "debugfs entry create failed for power");
|
|
|
|
dbgentry = debugfs_create_file(
|
|
"current", S_IRUGO, l->debugfs, g, &pmgr_current_ctrl_fops);
|
|
if (!dbgentry)
|
|
nvgpu_err(g, "debugfs entry create failed for current");
|
|
|
|
dbgentry = debugfs_create_file(
|
|
"voltage", S_IRUGO, l->debugfs, g, &pmgr_voltage_ctrl_fops);
|
|
if (!dbgentry)
|
|
nvgpu_err(g, "debugfs entry create failed for voltage");
|
|
}
|
|
#endif
|
|
|
|
u32 pmgr_domain_sw_setup(struct gk20a *g)
|
|
{
|
|
u32 status;
|
|
|
|
status = pmgr_device_sw_setup(g);
|
|
if (status) {
|
|
nvgpu_err(g,
|
|
"error creating boardobjgrp for pmgr devices, status - 0x%x",
|
|
status);
|
|
goto exit;
|
|
}
|
|
|
|
status = pmgr_monitor_sw_setup(g);
|
|
if (status) {
|
|
nvgpu_err(g,
|
|
"error creating boardobjgrp for pmgr monitor, status - 0x%x",
|
|
status);
|
|
goto exit;
|
|
}
|
|
|
|
status = pmgr_policy_sw_setup(g);
|
|
if (status) {
|
|
nvgpu_err(g,
|
|
"error creating boardobjgrp for pmgr policy, status - 0x%x",
|
|
status);
|
|
goto exit;
|
|
}
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
pmgr_debugfs_init(g);
|
|
#endif
|
|
|
|
exit:
|
|
return status;
|
|
}
|
|
|
|
u32 pmgr_domain_pmu_setup(struct gk20a *g)
|
|
{
|
|
return pmgr_send_pmgr_tables_to_pmu(g);
|
|
}
|