mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
7e5b8b2cce
-Created perf.h file and moved all private functions and structures into it -Created single sw_setup/pmu_setup for whole perf unit -Changed public function and structure names as per standard format -Deleted lpwr unit specific file from make file as it is no longer used -Removed support_vfe and support_changeseq flags as it is no longer used -Removed clk_set_boot_fll_clks_per_clk_domain function as it is no longer used for tu10a -Removed perf unit headers from pmuif folder NVGPU-4448 Change-Id: Ia29e5b5a1a960b5474a929d8797542bf6c0eccf1 Signed-off-by: rmylavarapu <rmylavarapu@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2283587 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
58 lines
2.0 KiB
C
58 lines
2.0 KiB
C
/*
|
|
* general perf structures & definitions
|
|
*
|
|
* Copyright (c) 2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef PMU_PERF_H_
|
|
#define PMU_PERF_H_
|
|
|
|
/* PERF RPC ID Definitions */
|
|
#define NV_PMU_RPC_ID_PERF_VFE_CALLBACK 0x01U
|
|
#define NV_PMU_RPC_ID_PERF_SEQ_COMPLETION 0x02U
|
|
#define NV_PMU_RPC_ID_PERF_PSTATES_INVALIDATE 0x03U
|
|
|
|
/*
|
|
* Defines the structure that holds data
|
|
* used to execute LOAD RPC.
|
|
*/
|
|
struct nv_pmu_rpc_struct_perf_load {
|
|
/* [IN/OUT] Must be first field in RPC structure */
|
|
struct nv_pmu_rpc_header hdr;
|
|
bool b_load;
|
|
u32 scratch[1];
|
|
};
|
|
|
|
/*
|
|
* Simply a union of all specific PERF messages. Forms the general packet
|
|
* exchanged between the Kernel and PMU when sending and receiving PERF messages
|
|
* (respectively).
|
|
*/
|
|
|
|
struct pmu_nvgpu_rpc_perf_event {
|
|
struct pmu_hdr msg_hdr;
|
|
struct pmu_nvgpu_rpc_header rpc_hdr;
|
|
};
|
|
|
|
int nvgpu_get_pstate_entry_idx(struct gk20a *g, u32 num);
|
|
|
|
#endif /* PMU_PERF_H_ */
|