mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
9d13ddc17d
-update HAL of ACR BL which can support gm204/gm206 and DMATRFBASE method to global JIRA DNVGPU-10 Change-Id: I56fc7ce040dadb6473f6f375ee6ce90783a046ad Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: http://git-master/r/1154954 Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Tested-by: Terje Bergstrom <tbergstrom@nvidia.com>
25 lines
831 B
C
25 lines
831 B
C
/*
|
|
* GM20B PMU
|
|
*
|
|
* Copyright (c) 2014-2016, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef __PMU_GM20B_H_
|
|
#define __PMU_GM20B_H_
|
|
|
|
void gm20b_init_pmu_ops(struct gpu_ops *gops);
|
|
void gm20b_pmu_load_lsf(struct gk20a *g, u32 falcon_id, u32 flags);
|
|
int gm20b_pmu_init_acr(struct gk20a *g);
|
|
void gm20b_write_dmatrfbase(struct gk20a *g, u32 addr);
|
|
|
|
#endif /*__PMU_GM20B_H_*/
|