mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
1a843ba051
Move nvgpu_gr_zbc_entry and nvgpu_gr_zbc to a priv header and add APIs to access members of those structs. JIRA NVGPU-3060 Change-Id: I1255f3ebda03f599aed3706136c0909491023067 Signed-off-by: Nitin Kumbhar <nkumbhar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2091214 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
82 lines
2.4 KiB
C
82 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef GR_ZBC_H
|
|
#define GR_ZBC_H
|
|
|
|
#include <nvgpu/gr/zbc.h>
|
|
|
|
/* Opaque black (i.e. solid black, fmt 0x28 = A8B8G8R8) */
|
|
#define GR_ZBC_SOLID_BLACK_COLOR_FMT 0x28
|
|
/* Transparent black = (fmt 1 = zero) */
|
|
#define GR_ZBC_TRANSPARENT_BLACK_COLOR_FMT 0x1
|
|
/* Opaque white (i.e. solid white) = (fmt 2 = uniform 1) */
|
|
#define GR_ZBC_SOLID_WHITE_COLOR_FMT 0x2
|
|
/* z format with fp32 */
|
|
#define GR_ZBC_Z_FMT_VAL_FP32 0x1
|
|
|
|
#define GR_ZBC_STENCIL_CLEAR_FMT_INVAILD 0U
|
|
#define GR_ZBC_STENCIL_CLEAR_FMT_U8 1U
|
|
|
|
struct zbc_color_table {
|
|
u32 color_ds[NVGPU_GR_ZBC_COLOR_VALUE_SIZE];
|
|
u32 color_l2[NVGPU_GR_ZBC_COLOR_VALUE_SIZE];
|
|
u32 format;
|
|
u32 ref_cnt;
|
|
};
|
|
|
|
struct zbc_depth_table {
|
|
u32 depth;
|
|
u32 format;
|
|
u32 ref_cnt;
|
|
};
|
|
|
|
struct zbc_s_table {
|
|
u32 stencil;
|
|
u32 format;
|
|
u32 ref_cnt;
|
|
};
|
|
|
|
struct nvgpu_gr_zbc_entry {
|
|
u32 color_ds[NVGPU_GR_ZBC_COLOR_VALUE_SIZE];
|
|
u32 color_l2[NVGPU_GR_ZBC_COLOR_VALUE_SIZE];
|
|
u32 depth;
|
|
u32 type; /* color or depth */
|
|
u32 format;
|
|
};
|
|
|
|
struct nvgpu_gr_zbc {
|
|
struct nvgpu_mutex zbc_lock;
|
|
struct zbc_color_table *zbc_col_tbl;
|
|
struct zbc_depth_table *zbc_dep_tbl;
|
|
struct zbc_s_table *zbc_s_tbl;
|
|
s32 max_default_color_index;
|
|
s32 max_default_depth_index;
|
|
s32 max_default_s_index;
|
|
u32 max_used_color_index;
|
|
u32 max_used_depth_index;
|
|
u32 max_used_s_index;
|
|
};
|
|
|
|
#endif /* GR_ZBC_H */
|
|
|