mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
16c511220e
This change adds gp10b to the nvgpu build as well as enabling CMA for buffer allocation. Change-Id: Id3d45ad6ffdab14120395952e68b285dd7364c76 Signed-off-by: Ken Adams <kadams@nvidia.com> Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/553324 GVS: Gerrit_Virtual_Submit
99 lines
2.8 KiB
C
99 lines
2.8 KiB
C
/*
|
|
* GP10B Tegra HAL interface
|
|
*
|
|
* Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/printk.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "gk20a/gk20a.h"
|
|
|
|
#include "gp10b/gr_gp10b.h"
|
|
|
|
#include "gm20b/ltc_gm20b.h"
|
|
#include "gm20b/fb_gm20b.h"
|
|
#include "gm20b/gm20b_gating_reglist.h"
|
|
#include "gm20b/fifo_gm20b.h"
|
|
#include "gm20b/gr_ctx_gm20b.h"
|
|
#include "gm20b/mm_gm20b.h"
|
|
#include "gm20b/pmu_gm20b.h"
|
|
#include "gm20b/clk_gm20b.h"
|
|
|
|
struct gpu_ops gp10b_ops = {
|
|
.clock_gating = {
|
|
.slcg_bus_load_gating_prod =
|
|
gm20b_slcg_bus_load_gating_prod,
|
|
.slcg_ce2_load_gating_prod =
|
|
gm20b_slcg_ce2_load_gating_prod,
|
|
.slcg_chiplet_load_gating_prod =
|
|
gm20b_slcg_chiplet_load_gating_prod,
|
|
.slcg_ctxsw_firmware_load_gating_prod =
|
|
gm20b_slcg_ctxsw_firmware_load_gating_prod,
|
|
.slcg_fb_load_gating_prod =
|
|
gm20b_slcg_fb_load_gating_prod,
|
|
.slcg_fifo_load_gating_prod =
|
|
gm20b_slcg_fifo_load_gating_prod,
|
|
.slcg_gr_load_gating_prod =
|
|
gr_gm20b_slcg_gr_load_gating_prod,
|
|
.slcg_ltc_load_gating_prod =
|
|
ltc_gm20b_slcg_ltc_load_gating_prod,
|
|
.slcg_perf_load_gating_prod =
|
|
gm20b_slcg_perf_load_gating_prod,
|
|
.slcg_priring_load_gating_prod =
|
|
gm20b_slcg_priring_load_gating_prod,
|
|
.slcg_pmu_load_gating_prod =
|
|
gm20b_slcg_pmu_load_gating_prod,
|
|
.slcg_therm_load_gating_prod =
|
|
gm20b_slcg_therm_load_gating_prod,
|
|
.slcg_xbar_load_gating_prod =
|
|
gm20b_slcg_xbar_load_gating_prod,
|
|
.blcg_bus_load_gating_prod =
|
|
gm20b_blcg_bus_load_gating_prod,
|
|
.blcg_ctxsw_firmware_load_gating_prod =
|
|
gm20b_blcg_ctxsw_firmware_load_gating_prod,
|
|
.blcg_fb_load_gating_prod =
|
|
gm20b_blcg_fb_load_gating_prod,
|
|
.blcg_fifo_load_gating_prod =
|
|
gm20b_blcg_fifo_load_gating_prod,
|
|
.blcg_gr_load_gating_prod =
|
|
gm20b_blcg_gr_load_gating_prod,
|
|
.blcg_ltc_load_gating_prod =
|
|
gm20b_blcg_ltc_load_gating_prod,
|
|
.blcg_pwr_csb_load_gating_prod =
|
|
gm20b_blcg_pwr_csb_load_gating_prod,
|
|
.blcg_pmu_load_gating_prod =
|
|
gm20b_blcg_pmu_load_gating_prod,
|
|
.pg_gr_load_gating_prod =
|
|
gr_gm20b_pg_gr_load_gating_prod,
|
|
}
|
|
};
|
|
|
|
int gp10b_init_hal(struct gpu_ops *gops)
|
|
{
|
|
*gops = gp10b_ops;
|
|
gm20b_init_ltc(gops);
|
|
gp10b_init_gr(gops);
|
|
gm20b_init_ltc(gops);
|
|
gm20b_init_fb(gops);
|
|
gm20b_init_fifo(gops);
|
|
gm20b_init_gr_ctx(gops);
|
|
gm20b_init_mm(gops);
|
|
gm20b_init_pmu_ops(gops);
|
|
gm20b_init_clk_ops(gops);
|
|
gops->name = "gp10b";
|
|
|
|
return 0;
|
|
}
|