mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 09:12:24 +03:00
1cb90f30c9
Fix following Coverity Defects:
clk_mon_tu104.c : Out-of-bounds read and Out-of-bounds access
CID 10061400
CID 10061401
Bug 3460991
Changed the datatype of domain_mask from u32 to unsigned long
to solve the out-of-bounds defect.
Signed-off-by: Jinesh Parakh <jparakh@nvidia.com>
Change-Id: I1c43bd90053264ee4104ca8c3a33d9ea07f04045
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2708765
(cherry picked from commit bb73cf9597)
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2890021
Reviewed-by: Sagar Kamble <skamble@nvidia.com>
Reviewed-by: Jonathan Hunter <jonathanh@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
Tested-by: Jonathan Hunter <jonathanh@nvidia.com>
59 lines
2.1 KiB
C
59 lines
2.1 KiB
C
/*
|
|
* Copyright (c) 2020-2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#ifndef CLK_MON_TU104_H
|
|
#define CLK_MON_TU104_H
|
|
|
|
/**
|
|
* FMON register types
|
|
*/
|
|
#define FMON_THRESHOLD_HIGH 0x0U
|
|
#define FMON_THRESHOLD_LOW 0x1U
|
|
#define FMON_FAULT_STATUS 0x2U
|
|
#define FMON_FAULT_STATUS_PRIV_MASK 0x3U
|
|
#define CLK_CLOCK_MON_REG_TYPE_COUNT 0x4U
|
|
#define CLK_MON_BITS_PER_BYTE 0x8U
|
|
/*
|
|
* The Maximum count of clock domains supported
|
|
*/
|
|
#define CLK_CLOCK_MON_DOMAIN_COUNT 0x32U
|
|
|
|
|
|
struct clk_domain_mon_status {
|
|
u32 clk_api_domain;
|
|
u32 low_threshold;
|
|
u32 high_threshold;
|
|
u32 clk_domain_fault_status;
|
|
};
|
|
|
|
struct clk_domains_mon_status_params {
|
|
u32 clk_mon_domain_mask;
|
|
struct clk_domain_mon_status
|
|
clk_mon_list[CLK_CLOCK_MON_DOMAIN_COUNT];
|
|
};
|
|
|
|
bool tu104_clk_mon_check_master_fault_status(struct gk20a *g);
|
|
int tu104_clk_mon_check_status(struct gk20a *g, unsigned long domain_mask);
|
|
bool tu104_clk_mon_check_clk_good(struct gk20a *g);
|
|
bool tu104_clk_mon_check_pll_lock(struct gk20a *g);
|
|
|
|
#endif /* CLK_MON_TU104_H */
|