mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
f00d9ca1aa
Move PMU and ACR HAL source code files to live under common/pmu. Also update the #include paths and delete unnecessary #include dependencies. JIRA NVGPU-961 Change-Id: I29a220bce6de0a46b6a5fe8ff7f9dc4d67395348 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1935626 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
65 lines
2.7 KiB
C
65 lines
2.7 KiB
C
/*
|
|
* GM20B ACR
|
|
*
|
|
* Copyright (c) 2015-2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_GM20B_ACR_GM20B_H
|
|
#define NVGPU_GM20B_ACR_GM20B_H
|
|
|
|
#define GM20B_PMU_UCODE_IMAGE "gpmu_ucode_image.bin"
|
|
#define GM20B_PMU_UCODE_DESC "gpmu_ucode_desc.bin"
|
|
#define GM20B_HSBIN_PMU_UCODE_IMAGE "acr_ucode.bin"
|
|
#define GM20B_HSBIN_PMU_BL_UCODE_IMAGE "pmu_bl.bin"
|
|
#define GM20B_PMU_UCODE_SIG "pmu_sig.bin"
|
|
#define GM20B_FECS_UCODE_SIG "fecs_sig.bin"
|
|
#define T18x_GPCCS_UCODE_SIG "gpccs_sig.bin"
|
|
|
|
bool gm20b_is_pmu_supported(struct gk20a *g);
|
|
int prepare_ucode_blob(struct gk20a *g);
|
|
bool gm20b_is_lazy_bootstrap(u32 falcon_id);
|
|
bool gm20b_is_priv_load(u32 falcon_id);
|
|
int gm20b_pmu_populate_loader_cfg(struct gk20a *g,
|
|
void *lsfm, u32 *p_bl_gen_desc_size);
|
|
int gm20b_flcn_populate_bl_dmem_desc(struct gk20a *g,
|
|
void *lsfm, u32 *p_bl_gen_desc_size, u32 falconid);
|
|
|
|
int acr_ucode_patch_sig(struct gk20a *g,
|
|
unsigned int *p_img,
|
|
unsigned int *p_prod_sig,
|
|
unsigned int *p_dbg_sig,
|
|
unsigned int *p_patch_loc,
|
|
unsigned int *p_patch_ind);
|
|
int gm20b_alloc_blob_space(struct gk20a *g,
|
|
size_t size, struct nvgpu_mem *mem);
|
|
void gm20b_wpr_info(struct gk20a *g, struct wpr_carveout_info *inf);
|
|
int gm20b_acr_patch_wpr_info_to_ucode(struct gk20a *g,
|
|
struct nvgpu_acr *acr, struct hs_acr *acr_desc, bool is_recovery);
|
|
int gm20b_acr_fill_bl_dmem_desc(struct gk20a *g,
|
|
struct nvgpu_acr *acr, struct hs_acr *acr_desc,
|
|
u32 *acr_ucode_header);
|
|
int gm20b_bootstrap_hs_acr(struct gk20a *g, struct nvgpu_acr *acr,
|
|
struct hs_acr *acr_desc);
|
|
void gm20b_remove_acr_support(struct nvgpu_acr *acr);
|
|
void nvgpu_gm20b_acr_sw_init(struct gk20a *g, struct nvgpu_acr *acr);
|
|
|
|
#endif /*NVGPU_GM20B_ACR_GM20B_H*/
|