mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
daf5475f50
To enable ecc interrupts early during nvgpu_finalize_poweron, ecc support has to be enabled early. ecc support was being initialized together for GR, LTC, PMU, FB units late in the poweron sequence. Move the ecc init for each unit to respective unit's init functions. And separate out the hal ecc functions from GR ecc unit to respective hal units. JIRA NVGPU-4336 Change-Id: I2c42fb6ba3192dece00be61411c64a56ce16740a Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2239153 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
51 lines
1.8 KiB
C
51 lines
1.8 KiB
C
/*
|
|
* GV11B FB
|
|
*
|
|
* Copyright (c) 2016-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_FB_GV11B_H
|
|
#define NVGPU_FB_GV11B_H
|
|
|
|
struct gk20a;
|
|
|
|
void gv11b_fb_init_hw(struct gk20a *g);
|
|
void gv11b_fb_init_fs_state(struct gk20a *g);
|
|
|
|
#ifdef CONFIG_NVGPU_COMPRESSION
|
|
struct nvgpu_cbc;
|
|
void gv11b_fb_cbc_configure(struct gk20a *g, struct nvgpu_cbc *cbc);
|
|
#endif
|
|
|
|
/*
|
|
* @brief Allocate and initialize counters for memories within FB.
|
|
*
|
|
* @param stat [in] Address of pointer to struct nvgpu_ecc_stat.
|
|
*
|
|
*/
|
|
#define NVGPU_ECC_COUNTER_INIT_FB(stat) \
|
|
nvgpu_ecc_counter_init(g, &g->ecc.fb.stat, #stat)
|
|
|
|
int gv11b_fb_ecc_init(struct gk20a *g);
|
|
void gv11b_fb_ecc_free(struct gk20a *g);
|
|
|
|
#endif /* NVGPU_FB_GV11B_H */
|