mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
67350e2c9c
Add debugger/cyclestats/fecs_trace compile time flags to debugger specific unit headers Jira NVGPU-3506 Change-Id: Iedea5f274243a389dce91edecbc80c58753d4805 Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2137253 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
45 lines
2.0 KiB
C
45 lines
2.0 KiB
C
/*
|
|
*
|
|
* Tegra GP10B GPU Debugger Driver Register Ops
|
|
*
|
|
* Copyright (c) 2015-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#ifndef NVGPU_REGOPS_GP10B_H
|
|
#define NVGPU_REGOPS_GP10B_H
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
|
|
const struct regop_offset_range *gp10b_get_global_whitelist_ranges(void);
|
|
u64 gp10b_get_global_whitelist_ranges_count(void);
|
|
const struct regop_offset_range *gp10b_get_context_whitelist_ranges(void);
|
|
u64 gp10b_get_context_whitelist_ranges_count(void);
|
|
const u32 *gp10b_get_runcontrol_whitelist(void);
|
|
u64 gp10b_get_runcontrol_whitelist_count(void);
|
|
const struct regop_offset_range *gp10b_get_runcontrol_whitelist_ranges(void);
|
|
u64 gp10b_get_runcontrol_whitelist_ranges_count(void);
|
|
const u32 *gp10b_get_qctl_whitelist(void);
|
|
u64 gp10b_get_qctl_whitelist_count(void);
|
|
const struct regop_offset_range *gp10b_get_qctl_whitelist_ranges(void);
|
|
u64 gp10b_get_qctl_whitelist_ranges_count(void);
|
|
|
|
#endif /* CONFIG_NVGPU_DEBUGGER */
|
|
#endif /* NVGPU_REGOPS_GP10B_H */
|