mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
Move implementation of fuse HAL to common/fuse. Also implements new fuse query functions for FBIO, FBP, TPC floorsweeping and security fuses. JIRA NVGPU-957 Change-Id: I55e256a4f1b59d50a721d4942907f70dc57467c4 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1797177
45 lines
1.8 KiB
C
45 lines
1.8 KiB
C
/*
|
|
* GM20B FUSE
|
|
*
|
|
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef _NVGPU_GM20B_FUSE
|
|
#define _NVGPU_GM20B_FUSE
|
|
|
|
#define GCPLEX_CONFIG_VPR_AUTO_FETCH_DISABLE_MASK ((u32)(1 << 0))
|
|
#define GCPLEX_CONFIG_VPR_ENABLED_MASK ((u32)(1 << 1))
|
|
#define GCPLEX_CONFIG_WPR_ENABLED_MASK ((u32)(1 << 2))
|
|
|
|
|
|
struct gk20a;
|
|
|
|
int gm20b_fuse_check_priv_security(struct gk20a *g);
|
|
u32 gm20b_fuse_status_opt_fbio(struct gk20a *g);
|
|
u32 gm20b_fuse_status_opt_fbp(struct gk20a *g);
|
|
u32 gm20b_fuse_status_opt_rop_l2_fbp(struct gk20a *g, u32 fbp);
|
|
u32 gm20b_fuse_status_opt_tpc_gpc(struct gk20a *g, u32 gpc);
|
|
void gm20b_fuse_ctrl_opt_tpc_gpc(struct gk20a *g, u32 gpc, u32 val);
|
|
u32 gm20b_fuse_opt_sec_debug_en(struct gk20a *g);
|
|
u32 gm20b_fuse_opt_priv_sec_en(struct gk20a *g);
|
|
|
|
#endif
|